530TB22M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530TB22M0000DG

530TB22M0000DG: DescriptionCMOS Output Clock Oscillator, 22MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530TB22M0000DG Overview

CMOS Output Clock Oscillator, 22MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530TB22M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	22 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Do you know about the new fixed frequency PWM controller?

Safe DC regulated power supply

Bus driver circuit diagram with maximum power swing

450, 800Hz audio oscillation circuit

Computer motherboard circuit diagram 815 1_22

027. Power supply circuit diagram of CONPAQ 420G SVGA color display

I have ISE9.2i: I have ISE9.2i. If you really need it, I can provide it to you. I hope we can communicate more. I can also send you a CD. [email]wudx2004@163.com[/email] QQ:410945230 MSN: [email]howard.wu@live.cn[/em...; howard.wu FPGA/CPLD

TMS320C6678 Multi-core Fixed-point and Floating-point Digital Signal Processor: The TMS320C6678 DSP is a highest-performance fixed/floating-point DSP that is based on TI's KeyStone multicore architecture. Incorporating the new and innovative C66x DSP core, this device can run at ...; Aguilera Microcontroller MCU

If you have done SD WIFI under wince, please come in: I have successfully loaded the three drivers of sdbus.dll, sdhc.dll and wifi.dll, but there is no response on the wince interface, just like there is no WIFI. Can you please tell me, 1. What changes s...; 排排队吃果果 Embedded System

PC reads PM2.5 module and uploads it to OneNet: [i=s]This post was last edited by youxinweizhi on 2018-3-29 12:42[/i] Since the micropython for esp8266 board has no serial port, I had no choice but to use a PC to directly read the value through the...; youxinweizhi MicroPython Open Source section

5G Network Slicing: 5G Network SlicingThe concept and function of end-to-end network slicingThe relationship between network slicing, PDU session, and QoSUser plane and control plane management of network slice instances...; btty038 RF/Wirelessly

Problem with wcscpy() and wcscat(), very strange problem?: Under wince6.0: TCHAR fullpath[128]; wcscpy(fullpath,L"\\Storage Card\\JPEG_test\\"); What I don't understand: 1. In this case, it cannot be displayed wcscat(fullpath,find_data.cFileName);//find_data....; txkssq Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components