550CC010M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 550CC010M000DG

550CC010M000DG: DescriptionCMOS Output Clock Oscillator, 10MHz Nom, ROHS COMPLIANT PACKAGE-6; CategoryPassive components oscillator; File Size109KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

550CC010M000DG Overview

CMOS Output Clock Oscillator, 10MHz Nom, ROHS COMPLIANT PACKAGE-6

550CC010M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	COMPLEMENTARY OUTPUT; TRI-STATE; ENABLE/DISABLE FUNCTION; TRAY
Maximum control voltage	3.3 V
Minimum control voltage
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	150 ppm
frequency stability	50%
JESD-609 code	e4
linearity	10%
Manufacturer's serial number	SI550
Installation features	SURFACE MOUNT
Nominal operating frequency	10 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
Output load	15 pF
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

Si550

EVISION

O L TAG E

- C

ONTR OLLED

RYSTAL

S C I L L A T O R

(VCXO)

10 MH

Z TO

1.4 G H

Features

Available with any frequency from



10 to 945 MHz and select

frequencies to 1.4 GHz



3rd generation DSPLL

with

superior jitter performance (0.5 ps)



3x better temperature stability than



SAW-based oscillators



Excellent PSRR performance



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 10.

Applications



SONET/SDH

xDSL

10 GbE LAN/WAN



Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 9.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 supports any

frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike

traditional VCXOs, where a different crystal is required for each output

frequency, the Si550 uses one fixed crystal to provide a wide range of output

frequencies. This IC-based approach allows the crystal resonator to provide

exceptional frequency stability and reliability. In addition, DSPLL clock

synthesis provides superior supply noise rejection, simplifying the task of

generating low-jitter clocks in noisy environments typically found in

communication systems. The Si550 IC-based VCXO is factory-configurable

for a wide variety of user specifications, including frequency, supply voltage,

output format, tuning slope, and temperature stability. Specific configurations

are factory programmed at time of shipment, thereby eliminating the long

lead times associated with custom oscillators.

CLK–

GND

CLK+

Functional Block Diagram

Fixed

Frequency

Any-Frequency

10 MHz–1.4 GHz

DSPLL

Clock Synthesis

CLK+

CLK–

ADC

GND

Rev. 1.1 4/13

Si550

Recommended Resources

Transistor controlled rectifier circuit a

Synchronous motor thyristor excitation circuit 2

High operating voltage voltage stabilization circuit diagram

Overvoltage protection circuit composed of transistors and relays Figure 1

Mains photoelectric control circuit

555 audio broadcast remote control switch circuit

FPGA pin senses the frequency-doubled signal: I am using Altera cycloneIII, with an external 20M crystal oscillator and an internal 1:1 PLL (PLL input is 20M, output is also 20M). I am sensing 40M pulse waveforms on many pins. What is the reason?...; wonderglass FPGA/CPLD

pic stopwatch problem!!!!!! Urgent!!!: #include#define uchar unsigned char #define uint unsigned long int #define RS RB4 #define E RE2 #define UPKEY RB1 #define DOWNKEY RB2 #define CLRKEY RB5 uchar table[]=" 000:000:000 "; uchar ys,count,T...; ageless Microchip MCU

PCB Layout written test questions: [size=6]The written test questions are posted here for everyone to discuss and to provide help for newcomers who will be interviewed later. [/size]...; freeelectron PCB Design

Can I use the BSL downloader to directly program a microcontroller?: Can I use the BSL downloader to directly program a microcontroller? How do I connect the interface?...; Mrasty Microcontroller MCU

2600-PCT-x/4200-PCT-x Parameter Curve Tracker Configuration (Part 3): 1. Test methods used to extract parameters. Only typical MOSFETs are listed , and the methods used for other devices are similar. 2. Model 2657A High Power System SourceMeter Instrument. 3. Model 2636...; Jack_ma Test/Measurement

STM32F103 quadrature encoder problem: How many quadrature encoders can the STM32F103 connect at most?...; cdqd stm32/stm8

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components