530FB566M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530FB566M000DGR

530FB566M000DGR: DescriptionLVDS Output Clock Oscillator, 566MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FB566M000DGR Overview

LVDS Output Clock Oscillator, 566MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FB566M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	566 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Schmidt humidity sensor

Forward and reverse circuit of armature series resistor starting reverse braking circuit 2

Vibration test circuit

LM3909 internal circuit schematic diagram

555 night call automatic lighting timing light circuit (1)

Bidirectional thyristor stepless dimming and speed regulation circuit

Two questions encountered when using synplify synthesis: I have the following two questions: 1. synplify cannot synthesize the "when others" state of the state machine: I am using VHDL, and the coding style requires that the use of case statements must full...; eeleader FPGA/CPLD

Introduction to TI's energy-regenerative lithium battery chemistry and capacity testing equipment solution: [align=left][color=#000][size=4] With the rapid development of mobile phones, smart wireless devices and electric vehicles, the market demand for lithium batteries is becoming more and more extensive,...; qwqwqw2088 Analogue and Mixed Signal

Saturated Inductor and Its Application in Switching Power Supply: 饱和电感是一种磁滞回线矩形比高，起始磁导率高，矫顽力小，具有明显磁饱和点的电感，在电子电路中常被当作可控延时开关元件来使用。由于其独特的物理特性，使之在高频开关电源的开关噪声抑制，大电流输出辅路稳压，移相全桥变换器，谐振变换器及逆变电源等方面得到了日益广泛的应用。　　1饱和电感的分类及其物理特性[1] 　　1.1饱和电感的分类　　饱和电感可分为自饱和和可控饱和二类。　　1.1.1自饱和电感（...; zbz0529 Power technology

No need for fingerprints! Fujitsu lets mobile phones use "palmprint scanning": [p=24, null, left][color=rgb(51, 51, 51)][font=宋体, Arial, Helvetica, sans-serif]I saw a news and would like to share it with you: [url=https://www.eeworld.com.cn/IoT/2014/0305/article_477.html]No need...; eric_wang Creative Market

[Modelsim FAQ] How to add submodule signals to the waveform window for observation: When debugging, you often need to check some signals inside the module under test or even the signals inside multiple submodules instantiated in the module under test to find the cause of the problem....; 小梅哥 FPGA/CPLD

Can the hard disk information obtained by DeviceIoControl be used to distinguish PDA devices?: Is the hard disk information obtained by DeviceIoControl unique for each PDA device?...; anjiu Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components