EEWORLDEEWORLDEEWORLD

Part Number

Search

530EC105M000DGR

Description
LVPECL Output Clock Oscillator, 105MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530EC105M000DGR Overview

LVPECL Output Clock Oscillator, 105MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EC105M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency105 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Where can I find development information for the Samsung 4412 processor?
As the title says, where can I find the development data of Samsung 4412 processor? I am planning to learn Linux recently, and I bought a 4412 development board from a domestic merchant. However, the ...
Nubility Linux and Android
A Beijing company is recruiting DSP engineers, with a starting salary of 10,000 yuan (headhunter position)
DSP Algorithm (Video) Engineer1 Have ported voice or video algorithms on TI's C64X or C64X+ core DSP2 Proficient in the use of TI's DSP BIOS CCS CSL3 Good ANSI C programming style4 Good execution5 Und...
yewuyi Embedded System
The CAB file is too large after packaging? ?
After the program is packaged, the CAB file is 8M (Release version). Is there any solution? Can it be compressed further? Thank you~...
lao3 Embedded System
Transfer of second-hand SmartARM2200 teaching experiment development platform
I am selling a second-hand SmartARM2200 teaching experiment development platform (+ARM embedded Linux system construction and driver development example book). Since I changed jobs, I no longer use th...
popularsex ARM Technology
TMS320C6678 memory access performance
The TMS320C6678 has eight C66x cores with a typical speed of 1GHz. Each core has 32KB L1D SRAM, 32KB L1P SRAM, and 512KB LL2 SRAM; all DSP cores share 4MB SL2 SRAM. A 64-bit 1333MTS DDR3 SDRAM interfa...
Jacktang DSP and ARM Processors
[MSP430 Notes] MSP430 UART self-upgrade related information
Here is a LSD document about MSP430 UART self-upgrade for your reference. With a little modification, you can upgrade the program via I2C or SPI interface....
Triton.zhang Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2151  573  1808  745  2528  44  12  37  15  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号