531UC641M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531UC641M000DGR

531UC641M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 641MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531UC641M000DGR Overview

CMOS/TTL Output Clock Oscillator, 641MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531UC641M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	641 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Photosensitive automatic dimming desk lamp circuit and principle

μPC1373/HA (TV and VCR) infrared remote control receiving preamplifier circuit

Intermittent oscillator circuit diagram

PT2265 (universal) infrared remote control encoding circuit

The basic form of thyristor pulse trigger circuit

Y-△ main circuit adapted to motors with long starting time

【CN0245】Wideband LO PLL Frequency Synthesizer with Simple Interface to Quadrature Demodulator: As shown in Figure 1, this circuit highlights the ease of interfacing the ADF4350 wideband frequency synthesizer with integrated VCO to the ADL5380 and ADL5387 wideband I/Q demodulators. In this circu...; EEWORLD社区 ADI Reference Circuit

The problem of "bucket" capacitor bulging and bursting: Almost every electronic engineer uses "bucket" capacitors when designing electronic products. In fact, the problem of "bucket" capacitors bulging and bursting is also a headache. Especially in the swi...; yedaochang Power technology

GPS satellite positioning receiver module: GPS satellite positioning module is an essential device for developing GPS related products. Webmasters are gradually becoming familiar with this type of device in the process of developing GPS produc...; rain MCU

How to optimize FPC soft board circuit: How to design the most suitable FPC circuit board? Regarding this point, we can mainly distinguish it by whether it is manually wired or not. Method 1: Non-manual wiring Since it is non-manual wiring,...; 方学放 PCB Design

SD card driver development (WINCE5.0): The SD card driver under WinCE is divided into three layers. How do these three layers interact with each other? ? Host controll driver and bus driver and client driver. If I write a driver myself, wh...; liulijun365 Embedded System

Posting in EEWORLD using WORD: [i=s]This post was last edited by littleshrimp on 2015-10-21 17:55[/i] Posting in EEWORLD using WORDI believe that many people have encountered similar problems when posting pictures and texts on foru...; littleshrimp Suggestions & Announcements

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components