530RA987M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530RA987M000DG

530RA987M000DG: DescriptionLVPECL Output Clock Oscillator, 987MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530RA987M000DG Overview

LVPECL Output Clock Oscillator, 987MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RA987M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	987 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

AC and DC inflow automatic switching circuit diagram

Zero trigger integrated circuit temperature control circuit three

2Y-Y-2△-△ connection four-speed motor switch control circuit

Frequency-Voltage Conversion Circuit

Constant voltage and current limiting charger

About .NET Compact Framework 3.5: How can I make WinCE5.0 support .net Compact framework 3.5? There seems to be a .cab file that can be installed. I tried it and it worked, but it disappeared after rebooting and I had to reinstall it....; lc123300798 Embedded System

I want to ask for help on 2812 ECAN problem. If you solve it, I will thank you very much.: I'm working on the ECAN program of 2812 recently. It's very strange. There is no problem with self-transmission and reception. However, after connecting to the CAN network, I can receive data sent on ...; yanliu33 Microcontroller MCU

Specifications and requirements for conformal coating technology: : [align=left][color=rgb(62, 62, 62)][font=-apple-system-font, BlinkMacSystemFont, "]Specifications and requirements for anti-corrosion coating process[/font][/color][/align] [align=left][color=rgb(62...; jdbpcb00 PCB Design

5.16 EEWORLD Spring Outing Second Post - Reunion: Emily's camera has a lot of photos. Hehe, let's start with the family photoHow is it? Can you tell who took the photo? Two of them came a little late, melinda123 and superccj. I'll take a close-up of ...; soso Talking

Debug compilation passes, but Release compilation reports an error. Why?: Specifications:STVD4.1.2 +COSMIC Version: 4.2.8.Updates:#error cpstm8 stm8s_it.h:27 can't open stm8s_lib.h#error cpstm8 stm8s_it.c:626(9+3) bad struct/union operand#error cpstm8 stm8s_it.c:629(23) mis...; lishixin stm32/stm8

OrangePi Zero GPIO Control: Compile and install the WiringOPsource codeWiringOP-zero.zip Unzip unzip WingOP-zero.zipcompile and install cd WingOP-zero./buildTest whether the installation is successfulgpio -vgpio readallExample p...; fish001 DSP and ARM Processors

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components