EEWORLDEEWORLDEEWORLD

Part Number

Search

530MA1036M00BGR

Description
LVPECL Output Clock Oscillator, 1036MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size268KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530MA1036M00BGR Overview

LVPECL Output Clock Oscillator, 1036MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MA1036M00BGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1036 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.0 7/06
Copyright © 2006 by Silicon Laboratories
Si530/531
[Me and WEBENCH] 12V to 5V power supply design based on TPS54229E (physical test)
[i=s] This post was last edited by fengye5340 on 2013-12-24 16:23 [/i] [align=left][b][color=#0070C0][font=宋体][size=14.0pt]【Solution Introduction】[/size][/font][/color][/b][/align][align=left][b][colo...
fengye5340 Analogue and Mixed Signal
Math board routing
I would like to ask you, when routing the digital board, there are four DDR chips, divided into two, I would like to ask you, in the DDR routing, which ones should be of equal length? I have seen a ve...
dandanyuan PCB Design
The 10 most destructive computer viruses in the past 20 years (with rankings)
According to foreign media reports, in the first half of the 1980s, computer viruses were mostly in the laboratory stage. Occasionally, a few viruses would infect the Apple II platform. But after all,...
soso Mobile and portable
Recruiting FPGA engineers (Beijing Zhixin Open Source Technology Co., Ltd.)
Recruiting FPGA engineers (Beijing Zhixin Open Source Technology Co., Ltd.) Require: 1. Proficient in VHDL/Verilog language and proficient in using FPGA development tools; 2. Participated in the compl...
fpgaw Recruitment
The easiest way to convert WAV to MP3
[color=#ff0000]Everyone must be familiar with MP3, but to convert WAV format sound files into MP3 format, you may first think of finding a special format conversion tool. In fact, it doesn't have to b...
huchuan987 Talking
How to get the Windows boot partition?
I have two hard disks on my machine. My boot.ini is: [boot loader] timeout=6 default=multi(0)disk(0)rdisk(0)partition(1)\WINDOWS [operating systems] multi(0)disk(0)rdisk(0)partition(1)\WINDOWS="Micros...
wshb007 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2173  1946  1555  14  2194  44  40  32  1  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号