530NA16M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530NA16M0000DG

530NA16M0000DG: DescriptionLVDS Output Clock Oscillator, 16MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530NA16M0000DG Overview

LVDS Output Clock Oscillator, 16MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NA16M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	16 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Coin guessing game circuit

Various DA converters with simple structuresb

New fast charging I simple charger circuit

Multipurpose home appliance controller circuit

50kHs frequency light emission circuit

Set base coupled monostable circuit

[EEWORLD's 12th Community Celebrity] The celebrities for February 2010 are freshly announced!: [align=right][b][color=blue]——This event is fully sponsored by NXP[/color][/b][/align] The traditional Spring Festival + romantic Valentine's Day, we hope that in this season full of festive atmospher...; EEWORLD社区 Suggestions & Announcements

[Award Ceremony] M4 Development Board Trial Winners List: The M4 Hanker development board has been in trial for two and a half months. During the trial, many valuable test results and experiences were shared. We invited senior engineers from the forum to che...; EEWORLD社区 Microcontroller MCU

Simulation and MCU source code of sawtooth wave generated by DAC0832: The MCU source program is as follows: /**************** writer:shopping.w ******************/ #include #include#define uint unsigned int #define uchar unsigned char #define DAC0832 XBYTE[0xfffe]void D...; Jacktang Microcontroller MCU

[Eye-catching] How to implement multi-bin in wince [300 points]: Environment: wince5.0+s3c2410 + 64M flash. I referred to some 2440 information on the Internet. I always can't start it, and there are errors. I don't know which brother has achieved it. Please introd...; weiqh Embedded System

Celebrate the launch of the new version and give some suggestions~~~: 1. The personal information column on the left should be collapsible and remember the last operation status. 2. Emojis? Attachments? Images? It seems that the display is not normal. Is the encoding in...; xuyiyi Suggestions & Announcements

The simplest AVR timer problem: Since I am a beginner, please don't be shy if my questions are too simple. I don't know why the 60-second timer I compiled cannot be implemented on Protues. The following is the source code and protue...; Learner_new Microchip MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components