EEWORLDEEWORLDEEWORLD

Part Number

Search

531HB1399M00DG

Description
CMOS/TTL Output Clock Oscillator, 1399MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531HB1399M00DG Overview

CMOS/TTL Output Clock Oscillator, 1399MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531HB1399M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1399 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
High score + money ask for help with the steel bar scanner problem
Using electromagnetic principle to locate the steel bars in concrete, and measure the thickness of protective layer and the diameter of steel bars. Currently, the first two functions can be realized, ...
zry113 Embedded System
How to synthesize audio and video?
I now have an audio stream and a video stream. How can I combine them into an mp4 file? The stream is obtained from the camera. mobile platform....
shizhong007 Embedded System
How to make a JTAG programmer that can support S3C6410
I want to make a simple JTAG burner to burn S3C6410 system, and the FLASH is K9F2G08. The burning program SJF6410.EXE is already available. But I can't find a suitable JTAG circuit diagram. I found on...
世纪新秀 Embedded System
【CN0180】Precision Single-Supply Differential ADC Driver for Industrial-Grade Signals (CN0180)
Circuit Function and BenefitsStandard single-ended industrial signal levels (±5 V, ±10 V, or 0 V to +10 V) are not directly compatible with the differential input range of modern high-performance 16-b...
EEWORLD社区 ADI Reference Circuit
Spartan6 FPGA MIG driver DDR3 error
Problem description: 1. When I was debugging DDR3, I used a MT41JM16JT-15E DDR3. This FLASH is different from the SP605 development board MT41JM16JT-187E (I wanted to order this model, but this model ...
zhangyibing1986 FPGA/CPLD
Received the board, can't wait.
Finally received the board, thanks again EEWORLD.:congratulate: I'm already behind, so I quickly unpacked it and started studying it.:loveliness:One layer::) Two layers::L Three layers:;P Four layers:...
gumuchixin NXP MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1896  195  1336  1537  2054  39  4  27  31  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号