531CB106M000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531CB106M000BGR

531CB106M000BGR: DescriptionCMOS Output Clock Oscillator, 106MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531CB106M000BGR Overview

CMOS Output Clock Oscillator, 106MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531CB106M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	106 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Two drive circuits for separately excited piezoelectric loudspeakers and piezoelectric vibrating plates

Use Y976 to make light-controlled flashing warning lights

Low temperature coefficient adjustable regulated power supply

DA6340 (video recorder) infrared remote control receiving preamplifier circuit

ECC822 tube OTL headphone amplifier

Infrared sending circuit

Questions about the first seven bytes of NK.bin: I would like to ask an expert, why are the first seven bytes of NK.bin 42 30 30 30 46 46 0A equivalent to "B000FF\x0A"? The detailed bootloader program is as follows: if(strncmp("B000FF\x0a", (char *)...; mltlph Embedded System

LED ice and snow landscape lighting system solution: [hide]Issues and Challenges 　　The ice and snow art landscape is a combination of ice and snow architecture and lighting art. Ice and snow are the carriers, and lighting is the soul of the ice and snow...; 探路者 LED Zone

Display problem of PG12864: I want PG12864 to automatically write the 128 characters it comes with, but it cannot be displayed. Could you please give me some instructions? #includereg51.h #includeintrins.h #define uchar unsigned...; asd046012 MCU

Ask a few questions about FPGA: I would like to ask a few questions about FPGA: 1. In the FPGA timing constraints, how should the setup time and hold time be filled in? ? 2. Taking CycloneII as an example, what is the minimum delay ...; eeleader FPGA/CPLD

How should I choose the inductor and capacitor for this DC-DC?: The input voltage is 3.6~4.2V. The output voltage is 2.0~3.6V. The maximum output current is 2A. I didn't understand the manual and got it wrong. I would like to ask: 1. Can this chip meet my requirem...; littleshrimp Power technology

How to solve the problem of data being intercepted during Delphi communication: I used Delphi to make a software to communicate with 430, but when the computer sends data to the 430 microcontroller, 430 can only receive 14 bytes, and the rest are cut off. This should be a Delphi ...; wenhuocai Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components