530SC328M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530SC328M000DGR

530SC328M000DGR: DescriptionLVDS Output Clock Oscillator, 328MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530SC328M000DGR Overview

LVDS Output Clock Oscillator, 328MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SC328M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	328 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Sensing signal 8-digit digital display drive circuit

Incandescent lamp life extension electronic controller (1)

Fast charging IC (bq2002) circuit

Fully automatic contactless AC voltage regulator circuit

UCC3889 typical application circuit

Medium frequency high current signal sampling circuit

Insulation resistance tester: I would like to ask about the insulation resistance tester. How to detect the output current of the insulation resistance tester, that is, to detect the current size of the test channel during the ins...; leosky568 MCU

Questions about the HVPFC routine in the controlsuite on TI's official website: Dear experts, I downloaded the controlsuite from TI's official website. There is a HVPFC2Phil example program in it. However, this example program always shows an error when compiling. Other examples ...; zhangzp Microcontroller MCU

Please enlighten me on the 9X0 sampling problem.: 9X0 will affect the sampling of the second section when the voltage of the first section is lower than 2V. The lower the voltage of the first section, the more it affects the sampling of the second se...; huangwen Analogue and Mixed Signal

【New Year's Festival Competition】+ "Big Head Doll" Amusement Park: The "big-headed dolls" in the amusement park! When I was a kid, it was the neighbors who came. Now it's a show......; murongyu Talking

Android WIFI Framework Analysis (1) - Reprint: While porting the Android WIFI driver, I made a deep analysis of the Android WIFI framework and made this document for joint study. [/font][/color][/p][p=26, null, left][color=#362e2b][font=Arial] For...; Wince.Android Embedded System

About the issues of compiling software of various FPGA manufacturers: I am new to FPGA. There are two most popular FPGA suppliers, one is XILINX and the other is ALTERA. They both have their own free compiler software for us to use, namely xilinx ise and quartus II. I w...; 在学习的路上 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components