EEWORLDEEWORLDEEWORLD

Part Number

Search

531FA343M000DG

Description
LVDS Output Clock Oscillator, 343MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531FA343M000DG Overview

LVDS Output Clock Oscillator, 343MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FA343M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency343 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Can anyone help me analyze this circuit?
Can anyone help me analyze these two circuits? The only difference between them is that the capacitors C5 and C10 at the bottom are connected to +5V and -5V respectively. Add 50Hz, 10V sine signals to...
hting104 Analog electronics
China Mobile is the most profitable telecom company in Asia and will implement blue ocean strategy
In the eyes of the State-owned Assets Supervision and Administration Commission, China Mobile has become the national team of China's telecommunications industry; as the largest telecommunications com...
JasonYoo RF/Wirelessly
The arm board can ping6 through the PC, but the PC cannot ping6 through the arm board
Linux is installed on both arm and pc, and the ipv6 module has been loaded. After arm and pc are turned on, if the pc pings arm first, it fails; arm pings pc, it succeeds; arm pings pc, and then the p...
vv0147 ARM Technology
How to get the IP address of the domain name under the driver
I used the Daytime example of DriverStudio to write a simple network connection program. The example uses an IP address. How should I write it if I use a domain name? I hope you can give me some advic...
xtechman Embedded System
[Design Tools] Virtex-7 2000T FPGA and Stacked Silicon Interconnect (SSI) Technology
Xilinx Virtex-7 2000T FPGA and Stacked Silicon Interconnect (SSI) Technology FAQSee attachment!...
37°男人 FPGA/CPLD
In WinCE system, can SPI communication be achieved by directly setting registers through application software?
Since I am a beginner in embedded systems, I am confused about driver writing! Recently I want to directly operate the application software to realize SPI communication. The specific source code is as...
随心所欲007 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 471  1188  345  1436  588  10  24  7  29  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号