531AA696M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531AA696M000DGR

531AA696M000DGR: DescriptionLVPECL Output Clock Oscillator, 696MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AA696M000DGR Overview

LVPECL Output Clock Oscillator, 696MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AA696M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	696 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

One of the no-load automatic stop circuits of transistor type AC arc welding machine

555 birdsong circuit

Soft-switching PWM three-level converter using transformer secondary auxiliary winding

gas leak alarm

Three-terminal voltage stabilizing integrated circuit working performance test circuit

875p computer motherboard circuit diagram_007

Low power consumption multi-series nickel-hydrogen battery over-discharge protection circuit: Low-power multi-cell series NiMH battery over-discharge protection circuit (original) Author: AZHU A netizen was looking for a 5S series NiMH battery over-discharge protection circuit online today. I ...; 程序天使 Power technology

【Big Giveaway】EE_FPGA Development Board PCB Blank Board!!! (Thanks for participating, the giveaway has been completed): Thank you for your enthusiastic participation. As of today, the blank PCB boards have been delivered!EE_FPGA will give away free EE_FPGA development board PCB blank boards. We hope that everyone can e...; chenzhufly FPGA/CPLD

Printing abnormal information problem: Data Abort: Thread=8ec8c000 Proc=8cca7b50 'gwes.exe' AKY=00008009 PC=03e47db8(ddi.dll+0x00007db8) RA=03e5078c(ddi.dll+0x0001078c) BVA=08000043 FSR=00000001 When running a large application on CE5.0, t...; azhe Embedded System

Analysis of LED drivers with Boost and Buck-Boost topologies: LED light source manufacturers and designers often mention solid-state lighting applications as "low hanging fruit on the tree". For example, garden path lighting or MR16 cup lights often only need a ...; czf0408 LED Zone

Learning simulation + "Operational Amplifier Noise Optimization Handbook" reading notes NO.8: [i=s]This post was last edited by dontium on 2015-1-23 11:11[/i] [align=left][size=4]Chapter 8 focuses on the errors of op amps in low-frequency applications. The topology of zero-drift amplifiers is ...; dai277530706 Analogue and Mixed Signal

How to import the numerical value of input signal in fft program: I have just debugged an assembled fft program, but I don't know how to import the numerical value of the input signal. I hope you experts can give me some advice. Thank you very much!...; liuconghan DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components