530AB1367M00BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530AB1367M00BG

530AB1367M00BG: DescriptionLVPECL Output Clock Oscillator, 1367MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AB1367M00BG Overview

LVPECL Output Clock Oscillator, 1367MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB1367M00BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1367 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Blood pressure sensing circuit diagram of BP01 pressure sensor

Induction automatic switch circuit

NE5532 high-fidelity stereo headphone amplifier circuit diagram

CMOS-Light Emitting Diode LED Interface

alarm flasher

Is there a bug in the function in tim.c of STM32 library V3.3.0: * @file stm32f10x_tim.c* @author MCD Application Team* @version V3.3.0* @date 04/16/2010* @brief This file provides all the TIM firmware functions.1.void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_...; louis920_2001 stm32/stm8

Questions about LCD: I've been debugging an LCD recently, and my problem is that after my LCD starts up normally, there's a very thin white line at the top that looks like a line under the taskbar underground going up and...; hehewyx Embedded System

How to implement callback function: class a { private: typedef void (CALLBACK * ONSERIALREAD)(CWnd *,BYTE * Buf, int bufLen); public: ONSERIALREAD m_OnSerialRead; } How to implement this callback function?...; shizhu72 Embedded System

A question about T2: The program is as follows: #include reg52.h sbit P0_0=P0^0; unsigned char times; void main() { times=0; TH2=60;TL2=176;//Initial value of count RCAP2H=60;RCAP2L=176;//Reload initial value EA=1;//Open ...; eeleader MCU

How to prevent dead waiting programs from causing other tasks to fail to run during development: [size=4]In embedded software development, such as microcontroller programs, we will definitely write a large infinite loop program, that is, polling the IO port. Usually, [/size] [size=4] [/size] [siz...; 灞波儿奔 DSP and ARM Processors

2407 NMI encountered when controlling LCD (6963): Has anyone done this before? Can we discuss this? QQ: 569312518My current program is not ideal. It always enters NMI. It is not because of invalid address. I don't know what other reasons cause NMI....; owen666 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components