530AB111M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530AB111M000BG

530AB111M000BG: DescriptionLVPECL Output Clock Oscillator, 111MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AB111M000BG Overview

LVPECL Output Clock Oscillator, 111MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB111M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	111 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Heyun M100 integrated tube power amplifier

Automatic charger circuit

Negative characteristic dew point sensor circuit diagram

PSD circuit

door lock anti-theft alarm

Electric water heater circuit diagram 04

Experts' tips: Teach you how to use exposed pads to dissipate heat from the chip: Q: What should I pay attention to when using exposed pads? Keywords: Exposed Pad / Heat Dissipation In some chip applications, such as voltage regulators, high heat generation is inevitable when the d...; 赵玉田 Analog electronics

Please recommend a mobile hard disk: I'm overwhelmed by the choices, and I'm looking for a 1TB hard drive. The main problem is that I haven't used it before, so I don't know which one to buy. The shape and interface don't matter, I'm wil...; REMY Talking

【CN0086】Using the AD5754 DAC to provide 16-bit, four-channel, unipolar/bipolar voltage output: Circuit Function and AdvantagesThis circuit uses the AD5754BREZ, a quad, 16-bit, serial input, unipolar/bipolar voltage output DAC, and the REF192ESZ, a 2.5 V precision voltage reference, to provide u...; EEWORLD社区 ADI Reference Circuit

[Thinking] Is C++ not suitable for large projects?: [url=http://blog.codingnow.com/2009/12/cpp2009.html][color=#800080]http://blog.codingnow.com/2009/12/cpp2009.html[/color][/url] Lippman's first lecture was about large-scale scalable software developm...; bootloader Embedded System

Question about select() function: 原程序:#include#include#include#include#includeintmain(){intfds[2];charbuf[100];inti,rc,maxfd;fd_setinset1,inset2;structtimevaltv;if((fds[0]=open("hello1",O_RDWR|O_CREAT,0666))perror("openhello1");if((fd...; dianzijie5 ARM Technology

High-definition video processing: FPGA or DSP?: In video processing, the debate between FPG and DSP has existed for a long time. Considering the mass production price, our boss prefers DSP. But it is said that FPGA is better than DSP for high-defin...; FPGA小牛 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components