531DC362M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531DC362M000DG

531DC362M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 362MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531DC362M000DG Overview

CMOS/TTL Output Clock Oscillator, 362MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531DC362M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	362 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Home appliance automatic controller production circuit

Active equivalent inductor circuit

Bipolar stepper motor drive circuit diagram

Mixing amplifier circuit diagram

Use operational amplifiers to form oscillator circuits and trigger circuits

One of the high input voltage integrated regulated power supply circuits composed of CW200

Mbed Developer Survey 2020: Key findingsThe Mbed community consists of skilled embedded software developers. 44% of users use Mbed for professional purposes. 70% of professional developers are familiar with IoT, and 63% of profe...; dcexpert Embedded System

Oh, my brain is not working as well as it should.: I went to do a test outside, which was far from the company, so I took my stuff away the night before. I didn’t go to the company the next day. On the way. Suddenly, a thought flashed through my mind:...; ienglgge Talking

Questions about Verilog: Please help me analyze a program. I use a 40M crystal oscillator, so one clock cycle is 25ns. clk is the input and ledout is the output. I want to change the level of ledout once every second. The pro...; cuitjxg Embedded System

C28x Filter Library User Experience: [size=5]The program on the project needs to filter a voltage signal. Although I have some understanding of digital signal processing, there is still a big gap between engineering application and theor...; fish001 Microcontroller MCU

This week's highlights: [b][url=http://www.deyisupport.com/blog/b/msp430/archive/2016/12/08/mcu-7.aspx]How to build a smart thermostat using an MCU - 7 steps to get there! [/url][/b][font=微软雅黑][size=3][color=#000000] [/color...; 橙色凯 TI Technology Forum

【Video Download】Digital Electronic Technology Teaching Video: [i=s]This post was last edited by paulhyde on 2014-9-15 09:10[/i]Tongji University Online Education College Shanghai Sichuang Network Co., Ltd. Teaching Video Preface Chapter 1 Logic Algebra Chapter 2...; open82977352 Electronics Design Contest

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components