531BC1310M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531BC1310M00DG

531BC1310M00DG: DescriptionLVDS Output Clock Oscillator, 1310MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531BC1310M00DG Overview

LVDS Output Clock Oscillator, 1310MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BC1310M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1310 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Basic circuit diagram of thermistor bridge measurement

PWM control circuit diagram of DC/AC inverter

Voice type refrigerator temperature rise alarm circuit

Soft start circuit diagram

555 simple hospital bed calling device circuit

Rice cooker circuit diagram 01

Wuhan and Shenzhen, tangled...: Dear people who have experienced this, please help! I have been working in Wuhan for two years since I graduated. The scale of the company is not bad (about 200 people). It makes charging piles. I fee...; 石玉 Energy Infrastructure?

Is it necessary to open another cache for RS232 communication?: When sending data from the microcontroller memory to a PC, do we need to create a cache before sending it to SBUF, or can we directly transfer the data to SBUF?...; songguoda Embedded System

Based on AT89S52 and TLC5615 to generate square wave, the waveform is unstable and flashes frequently: [color=#252525]#include[/color] [color=#252525]#include[/color] [color=#252525]#define uchar unsigned char[/color] [color=#252525]#define uint unsigned int[/color] [color=#252525]sbit CS=P0^2;[/color ...; 莫小七 MCU

What development board should I buy when I first get into embedded systems?: Hello everyone, I have just entered the field of embedded systems. What development board should I buy? Can you recommend a few?...; apple2 Embedded System

Cylinder center technology: How to use a three-position, five-way solenoid valve to control a cylinder, with the cylinder's initial position in the middle, to allow the piston rod to move left and right?...; Ww炜 Microchip MCU

It’s Chinese New Year, okhxyyo wishes everyone a happy New Year~~: [font=宋体][size=3]Another year has passed in the blink of an eye, and the Year of the Monkey is here~ Here, I would like to wish you all a happy new year[/size][/font][size=4][color=#ff0000][b][/b][/co...; okhxyyo Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components