530AA971M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530AA971M000BG

530AA971M000BG: DescriptionLVPECL Output Clock Oscillator, 971MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AA971M000BG Overview

LVPECL Output Clock Oscillator, 971MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA971M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	971 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

What is input and output impedance?

FM Transmitter Using Logic Gates (English), FM Transmitter Using Logic Gates

Phase loss alarm circuit 3a

Xigui PZL60A, PZL70A electric pump electric hot water bottle machine wiring diagram

Roxy M15M movement protection circuit

Computer motherboard circuit diagram 820 1_49

Can anyone tell me how fast the MSP430 can read and write SD cards?: I am using a 149 chip and a FAT16 file system. How long does it take to read and write a cluster of data to an SD card? I feel like the way I did it seems to be quite slow! If it is slightly faster (f...; wayne07 Microcontroller MCU

Red Hurricane "Sharing 2009" Series Seminar 3: SoPC System Case Design Practical Training: [b]Activity content:[/b] [b]● Do you want to learn how to design a[/size][/font][font=Verdana][size=9pt]SoPC[/size][/font][font=宋体][size=9pt] minimum system from scratch? [/size][/font] ● Do you want ...; 小娜 FPGA/CPLD

Last night of competition: [i=s]This post was last edited by paulhyde on 2014-9-15 04:27[/i] Today is the third day of the competition and the work is not yet finished. I pulled an all-nighter on the last night. Is there anyone...; 翱翔蓝天 Electronics Design Contest

100 points for help: About the serial port driver process under CE --- about the structure pointer: There is a very important code in the CE serial port driver: const HW_VTBL SerCardIoVTbl = { SerInitSerial, SL_PostInit, SerDeinit, SerOpen, .......... }; extern const HW_VTBL SerCardIoVTbl; const HW_...; 94179411 Embedded System

Multi-channel LED driver: Attached is the specification of the step-down constant current chip used to drive LEDs. I want to use this chip to drive multiple LEDs, such as four RGBW channels. I thought of a way to use four MOS ...; cpfpost Power technology

Small Problem: Do I need to write all these messy initializations myself when programming ARM bare metal? [img]file:///C:/Users/jy/AppData/Roaming/Tencent/Users/1075518049/QQ/WinTemp/RichOle/0MW06~E00FQO_B5B6[05)8H....; jy1075518019 Linux and Android

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components