531AA1106M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531AA1106M00DG

531AA1106M00DG: DescriptionLVPECL Output Clock Oscillator, 1106MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AA1106M00DG Overview

LVPECL Output Clock Oscillator, 1106MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AA1106M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1106 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Baby bedwetting tips health circuit

SL322C level drive display circuit and pin arrangement

A running water lamp circuit using a digital integrated block

Motor constant speed control circuit

Pulse automatic charger(1)

555 capacitance, frequency, transistor online detector circuit

Experience in designing switching power supplies in embedded systems: A few days ago, a student who was working on embedded systems came to me and said that his GPRS module always had problems that could not be solved. The GPRS module was G24. The first version had been...; maker Embedded System

Design of real-time video acquisition system based on DSP+FPGA: 0 Introduction Images are records of the world by natural biological or artificial physical observation systems. They are a form of information recording using physics as a carrier and a medium. Image...; eeleader FPGA/CPLD

Show the process of WEBENCH design + LED design attempt 3 series 3 parallel: In the previous design, I haven't had a very detailed understanding of the modification of parameters. Now I will try to modify it to 3 series and 3 parallels to see the effect. I can still choose the...; led2015 Analogue and Mixed Signal

[Trial Experience] Side Story - "A Step-by-Step Guide to Porting InfoNES (to HANKER-LM4F232)" Updated to 20131030: [b][size=6][color=#ff0000]Final chapter...Updated to 2013.10.30 - 22:17 [/color][/size]Warm reminder, the projects and source files involved in each part of this article can be found in the download l...; sjtitr Microcontroller MCU

Monthly Original Selection May 2018 (4th issue): [size=4][color=#ff0000] Event time[/color]: May 1st - May 31st, 2018 (one issue per month, the 3rd issue of the revision)[/size] [size=4][color=#0000ff]Selection scope[/color]: DIY example posts, tech...; okhxyyo Suggestions & Announcements

About connecting to the database: I wrote a PDA query program using VB.NET. I imported the data on the desktop into an ACCESS database and copied it into the PDA as a query basis. Now I have a question: how can I connect to the ACCESS...; ljz1023 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components