530AB1029M00BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530AB1029M00BG

530AB1029M00BG: DescriptionLVPECL Output Clock Oscillator, 1029MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AB1029M00BG Overview

LVPECL Output Clock Oscillator, 1029MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB1029M00BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1029 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

pulse delay circuit

Battery-driven low-power reference voltage generation circuit

High-speed preamplifier for measurement that reduces noise with dual transistors

Use HS101 and 201 to make a four-channel radio remote control switch

Making anemometer circuit using frequency-voltage converter

875p computer motherboard circuit diagram_012

Seek guidance from God: Fri Oct 18, 2013 15:32:14: The stack pointer for stack 'Stack' (currently Memory:0x0) is outside the stack range (Memory:0x306 to Memory:0x400) When debugging, single-stepping will not work and this w...; yong_zhang FPGA/CPLD

Getting Started with STM32 from 51--The First Step: Create Your Own Project and Port the Firmware Library: Description: This is an experiment of creating a new keil project using the STM32 library. The library function version is 3.5 andthe compilation environment is keil 4.2.1. The first step is to downlo...; upc_arm stm32/stm8

LM5117: Where does LM5117 get the PWM wave from?...; Anges_ Analogue and Mixed Signal

Please advise me on the pin parameters of Xilinx xc9572xl vq64: I would like to ask for advice on the pin parameters of Xilinx's programmable logic circuit xc9572xl vq64. Does any expert know? Please teach me, thank you!...; xuweva FPGA/CPLD

House prices are really going to fall: Wen Jiabao chaired the State Council executive meeting to study and deploy policy measures to curb the rapid rise in housing prices in some cities. Premier Wen Jiabao chaired the State Council executi...; 凯哥 Talking

Fast fixed-point implementation of nonlinear operations: In numerical operations, in addition to basic addition, subtraction, multiplication and division operations, there are many other nonlinear operations, such as logarithmic operations, square root oper...; Aguilera DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components