530NB666M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530NB666M000DGR

530NB666M000DGR: DescriptionLVDS Output Clock Oscillator, 666MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530NB666M000DGR Overview

LVDS Output Clock Oscillator, 666MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NB666M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	666 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

High current drive oscillator flasher

Output voltage adjustable circuit diagram

STK1040 power amplifier circuit

555 triangle wave and square wave generator circuit

555 pulse width modulated switching power supply circuit

Obtaining two voltages from one rectifier circuit

msp4784 serial port: I am a novice, and I have some questions when I ask for guidance from experts: #include "msp430x47x4.h" void usart(); void main(void) {WDTCTL = WDTPW+WDTHOLD; // Stop WDTFLL_CTL0 |= XCAP14PF; // Confi...; manmanroad Microcontroller MCU

ASM Files: .title "diir.asm" 1 Assembly Error, No Assembly Warnings Errors in Source - Assembler Aborted What could be the error?...; ccs DSP and ARM Processors

I apologize to everyone.: [i=s]This post was last edited by paulhyde on 2014-9-15 09:22[/i] I was going to post the analysis of the 2009 high-frequency contest questions today, but I was scheduled to go on a business trip, so ...; wstt Electronics Design Contest

Does WINCE support wm format sdk?: Does WINCE support wm format sdk? If not, how can I convert PCM data obtained from the sound card into WMA or MP3 format under WINCE? How can I call the Windows Media Codecs provided by the system und...; lint001 Embedded System

Can any veteran help me find out if there is anything wrong with the writing of this timer interrupt?: #include #include #include #include #include #include#define uchar unsigned char #define uint unsigned int sfr WDTRST = 0xA6; sbit RW = P1^5; sbit Elcm=P1^4; sbit ad0=P0^7; sbit p03=P0^3; sbit tt=P2^0...; hyz5122 Embedded System

The problem of debugging the application in the simulator under evc is very strange!: lenux, everyone: I have been depressed for a few days. If this problem is not solved, my work will stagnate. Please help me. My problem is this: Under EVC4.0, the application software is very slow in ...; aa55 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components