531EB390M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531EB390M000DG

531EB390M000DG: DescriptionLVPECL Output Clock Oscillator, 390MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531EB390M000DG Overview

LVPECL Output Clock Oscillator, 390MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EB390M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	390 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Structure of air conditioner horizontal air deflector drive motor and circuit

Y-△ automatic conversion power-saving circuit for light and heavy load operation

5V power supply circuit diagram with minimal peripheral components

Quartz Crystal Temperature/Frequency Circuit

Practical undervoltage and overvoltage protection circuit diagram

Internal circuit and pins of MK5087

AD10 cannot import DXF files: I would like to ask, AD10 cannot import DXF software, please help me find out what is the reason? The file type does not have a DXF fileThe path of the installed plug-in is also correct...; 18259284479 PCB Design

SD card FATFS file system problem: The same program runs normally on two of the four boards. However, the other two boards cannot open or read or write files normally using the FATFS file system, and return FR_NOT_READY. Has anyone enc...; asdbhk stm32/stm8

Please help, thank you for your advice.: input CLK_IN;//40Mhzinput CLK_RST; //global reset signaloutput SYS_CLK; //output 20Mhz clock signaloutput MAC_CLK;//7.5Mhzoutput DIN_CLK;//60Mhzoutput CB_CLK;//80Mhzoutput SYS_CLK_D;//40Mhzoutput LOCK...; xander_wang FPGA/CPLD

Hercules' nested interrupt learning and understanding: Basically, Cortex R The kernel only provides two default interrupts: IRQ and FIQ, and after entering the ISR of IR, the CPU will automatically shield all other IRQs. In other words, as long as it is I...; anvy178 Microcontroller MCU

What exactly does an application engineer do?: Hello everyone, today I applied for a job in a company (doing wireless embedded systems) as an application engineer. I used to be a software developer, not an application engineer. What exactly does a...; jeffer317 Embedded System

***Does M68k-elf-gcc (for uclinux) really support C++?***: I compiled a very simple c++ program: exam.cpp: class A { public: A(); ~A(); void func(); //virtual void func() private: int m_i; }; A::A () { m_i = 0; } A::~A() {} void A::func() { ++m_i; } int main(...; xief0925 Linux and Android

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components