530MB69M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530MB69M0000DG

530MB69M0000DG: DescriptionLVPECL Output Clock Oscillator, 69MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MB69M0000DG Overview

LVPECL Output Clock Oscillator, 69MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MB69M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	69 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Make a timer circuit using a time clock

LT3755 driver LED application circuit diagram

Temperature measurement circuit of KTY81-110 silicon temperature sensor

carbon monoxide meter circuit

Six-way self-locking wireless remote control switch receiving control circuit

Toshiba 2929 color TV power supply circuit

The arm development board is connected to the computer host through the network debugging assistant: I now have a development board, sbc8600b, and I plan to connect it to the computer via an Ethernet cable, which requires a network debugging assistant. I use the debugging assistant as the client, and...; lmx0029 ARM Technology

Recommended FPGA Learning Resources (XIV) - Altera FPGA/CPLD Design (Advanced Edition): , 235, 235)][font=宋体][size=4]FPGA Essence Learning Resource Recommendation (XIV) --[/b][/size][/font][color=rgb(0, 0, 0)][backcolor=rgb(237, 235, 235)][font=微软雅黑][size=18px]Altera FPGA/CPLD Design (Ad...; tiankai001 Download Centre

Security door principles, common problems and maintenance methods: 1. Principle of security door The crystal oscillator generates a 3.5-4.95M sinusoidal oscillation, which is divided into a 7.8K sinusoidal wave by a frequency divider. After the power is amplified by ...; maker Industrial Control Electronics

I have a question, why can't the LCD control register of LPC1788 be read and written normally?: RT, a product that has been in mass production for a long time, just made a batch, a large number of white screens appeared. After replacing the main control LPC1788, the white screen phenomenon can b...; sszztt NXP MCU

[Announcement of Winners & Overtime] One Webench design per day, see who can last 30 days?: [size=3]Event details: [url=https://bbs.eeworld.com.cn/TI/20131115webench/index.html]>>One Webench design per day, see who can last 30 days? [/url] Thank you for your support and attention to this eve...; EEWORLD社区 Analogue and Mixed Signal

A circuit diagram: I studied my classmate's circuit diagram for a long time but didn't understand it. Can you help me twist it?...; liuyong1989 Power technology

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components