EEWORLDEEWORLDEEWORLD

Part Number

Search

530AB282M000DGR

Description
LVPECL Output Clock Oscillator, 282MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530AB282M000DGR Overview

LVPECL Output Clock Oscillator, 282MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB282M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency282 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
December 26, year-end review: Lecture on the latest application of embedded technology in the 3G era (Shenzhen)
[table][tr][td][float=right][color=#800080][/color][/float][color=#800080][/color][color=#800080][/color][color=#000000][color=#008000][color=#ff6600][font=Verdana][font=Verdana][font=Verdana]Embedded...
bjfarsighttop Embedded System
Basic Concepts of A/D and D/A
[size=4][color=#000000][backcolor=white] A/D is the conversion from analog to digital, relying on the analog to digital converter (Analog to Digital Converter), referred to as ADC. D/A is the conversi...
fish001 Microcontroller MCU
Moderator attention, upgrade the firewall
Today, I did a routine antivirus check and found that the simulation software I downloaded a while ago had a Trojan. I wonder if you have noticed it. Simulation setup72_sp6\Patch.exe Win32.PSWTroj.OnL...
maningmei Talking
Found a new thing in the JTAG of the low-voltage MSP430
In the low-voltage MSP430, there is a module called JTAG Mailbox (JMB) System.The introduction is as follows (I won’t translate the English):The CSYS module provides the capability to exchange user da...
wstt Microcontroller MCU
PADS 2007 Issues
I don't know what I selected. Suddenly, my through-hole pads disappeared, including vias. Then I closed the software and re-applied copper, but the pads were still invisible, but the connection relati...
cat3902982 PCB Design
ARM online upgrade FPGA program method
[i=s] This post was last edited by lzwml on 2014-10-31 13:40[/i] [align=left][color=#000000][font=Times New Roman]ARM[/font] uses [font=Times New Roman]IO[/font] to simulate the [font=Times New Roman]...
lzwml ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2597  2752  270  938  2189  53  56  6  19  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号