531NB850M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531NB850M000DGR

531NB850M000DGR: DescriptionLVDS Output Clock Oscillator, 850MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531NB850M000DGR Overview

LVDS Output Clock Oscillator, 850MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NB850M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	850 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Transistor common emitter amplifier circuit a

TTL and CMOS interface circuit a

Rectifier circuit with central axis transformer output bipolar voltage b

Starting relay with parallel shunt resistor

Capacitor negative feedback sawtooth wave circuit (1)

Computer motherboard circuit diagram 815 3_09

Communication frequency of PLC serial communication module: If a PLC serial communication module is used, the baud rate can reach 19200. I communicate 10Bytes each time, so is the communication frequency simply 19200/8/10=240Hz? I use Siemens CPU312 and the se...; chenyi9258 Embedded System

About the method of drawing serpentine difference lines: [i=s]This post was last edited by chen468859 on 2017-2-27 15:32[/i] Draw a serpentine differential line similar to Figure 1 Figure 1 The first step is to set up the differential pair. I drew a schemat...; chen468859 PCB Design

[Hua Diao Experience] 02 Simple use of Xingkong board: [i=s]This post was last edited by eagler8 on 2022-6-14 05:29[/i]When I woke up in the morning, while watching Wangzai’s father’s video, I accidentally learned that the main control chip of the Xingkon...; eagler8 MicroPython Open Source section

Play games and experience Easy Power: The game is a bit simple:lol. But the power module is indeed becoming more and more important in system design. There is a lot of information about Yi Power Supply in the forum. I will take a good loo...; astwyg Analogue and Mixed Signal

The confusion of making single chip microcomputer: I majored in computer science, and it has been 3 years since I graduated. When I was in school, I played with single-chip microcomputers and had some knowledge of hardware, and I drew simple double-si...; bob_zerone Talking about work

DIY Solar Phone Charger: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:49[/i]The working principle of the circuit is briefly described as follows:the transistor VT1 is a switching power supply tube, which f...; 探路者 Energy Infrastructure?

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components