530UC939M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530UC939M000DG

530UC939M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 939MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530UC939M000DG Overview

CMOS/TTL Output Clock Oscillator, 939MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530UC939M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	939 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Automatic delayed start operation circuit

Production of high-quality active two-way constant current power amplifier 01

Nickel-cadmium battery charger circuit with voltage and current limiting function

Electronic double switch

Random electronic toy circuit

Amplifier circuit diagram with large adjustment range

Everyone, please help me take a look~~: I am a student and I have to submit a report soon. I am designing a lotto machine, a simple lottery machine, which displays on the LCD. Press the button to display the first six numbers. Each number i...; gougouq MCU

June Thunder VIP will be distributed in advance!: In order to facilitate everyone's download, the following June Xunlei VIP will be distributed in advance! ~ The account password may be incorrect, but it doesn't matter. Xinjipin staff will correct th...; sunchengb1 51mcu

Transistor Replacement Quick Dictionary V1.0: This software contains nearly 10,000 of the world's latest transistor parameters and their related substitutes. It is a must-have tool for maintenance and design personnel. The software supports two q...; frozenviolet RF/Wirelessly

Anti-interference analysis of PLC control system: With the development of science and technology, PLC is increasingly used in industrial control. The reliability of PLC control systems directly affects the safe production and economic operation of in...; zzzzer16 Industrial Control Electronics

PCI interface to load FPGA program: Dear experts, I am now working on a PCI interface to load FPGA programs, using the PCI9054 chip, and using CPLD for timing control between PCI and FPGA. The question now is:1. How to write the softwar...; xuel0532 FPGA/CPLD

The compilation of embedded assembly instructions in CCS C language fails!!!: I am debugging MSP430F5438A. To implement an unconditional jump, I need to call the assembly instruction. The assembly code I embedded is as follows: asm("BRA #0x20266"); // Jump to address 0x20266 Bu...; darkduck Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components