531MA90M0000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531MA90M0000BG

531MA90M0000BG: DescriptionLVPECL Output Clock Oscillator, 90MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MA90M0000BG Overview

LVPECL Output Clock Oscillator, 90MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MA90M0000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	90 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Do you understand military switching power supply reliability technology?

RF sniffer circuit

Long distance data transmission circuit

Forward rotation control circuit with self-locking

SHF620A type 5.3kV AC input optical coupling circuit

Black light wiring method

Problems with using JFET for low noise broadband amplification: Today I tried the amplifier circuit made of 2sk192 with common source and common gate, and the result was really disappointing. The amplification was only 2 times, and it began to drop at 5M. Is there...; ckx提问 Analog electronics

New semiconductor devices: Very good courseware, used by the Micro-Solid Science Institute of University of Electronic Science and Technology of China. Main contents: some basic physical concepts, working principles and charact...; ruopu PCB Design

CAN FD: [i=s]This post was last edited by 5525 on 2016-5-21 13:11[/i] CAN: Controller area network CAN FD: CAN with Flexible data rate Why do we need CAN FD? 1. Bandwidth requirement. CAN has a maximum of 1Mb...; 5525 Automotive Electronics

[Zhu Zhaoqi teaches you embedded system] Chapter 1 Section 4 Production and operation of image files: Leibniz, a rare German scientific master, left a sentence in his handwriting: "1 and 0, the magical origin of all numbers. This is a wonderful example of the secret of creation, because everything com...; qinkaiabc ARM Technology

When drawing a multi-layer board in AD, you need to put a label on each layer so that you can easily see the board layers after the board is completed. How should you put it?: I don't know how to explain this. I see that some PCBs have windows with numbers in the windows, indicating the layer numbers. I don't know how they are put in AD....; pldjn PCB Design

What information should I read to see how to use functions in vxwork?: I'm a newbie and I need help. I need help to see how to use the functions in vxwork. What information should I read? There is msdn for using vc. What function description does vxwork correspond to? Pl...; calphone Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components