EEWORLDEEWORLDEEWORLD

Part Number

Search

531KC1067M00DG

Description
CMOS/TTL Output Clock Oscillator, 1067MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531KC1067M00DG Overview

CMOS/TTL Output Clock Oscillator, 1067MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531KC1067M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1067 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
I use lanuchpad for stepping output. I can interrupt during debugging, but I can't step. Please help me, experts! ! ! !
Ideas:Initialization - variable i (i increases by one each time an interrupt occurs) - select output - loopCode:#include msp430g2553.hunsigned char i=3;void main(void){ WDTCTL = WDTPW+WDTHOLD;// Stop ...
曾小开 Microcontroller MCU
Homemade STM32F103VET6 evaluation board
[i=s]This post was last edited by yichun417 on 2014-11-14 08:27[/i] [color=#222222][backcolor=rgb(238, 238, 238)][font=sans-serif]Due to the needs of the project, we must first design an evaluation bo...
yichun417 stm32/stm8
National Semiconductor's new Boomer audio subsystem features RF suppression circuitry to block high-frequency signal interference
National Semiconductor's new Boomer audio subsystem features RF suppression circuitry to block high-frequency signal interferenceThe Class D mono speaker of the LM4947 chip can not only produce clear ...
fighting Analog electronics
Can the .OUT file be decompiled?
Can the .OUT file be decompiled?...
情为谁牵 Microcontroller MCU
Is that right? Can a 2A charger charge a 1A phone?
[color=#000][font=宋体, Verdana, Arial, Helvetica, sans-serif][align=left][color=#000][size=5][color=darkred][b]I saw this article is about the charger problem of Apple products, I recommend it to you, ...
qwqwqw2088 Analogue and Mixed Signal
Talk about the prospects and learning difficulties of FPGA/CPLD, [Win USB Blaster]
[i=s]This post was last edited by paulhyde on 2014-9-15 03:35[/i] Talk about the prospects of FPGA/CPLD and the difficulties in learning, [win a USB Blaster], [color=#ff0000]Second round[/color] 1. Fo...
paulhyde Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1377  970  1365  1290  1760  28  20  26  36  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号