531EA63M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531EA63M0000DG

531EA63M0000DG: DescriptionLVPECL Output Clock Oscillator, 63MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531EA63M0000DG Overview

LVPECL Output Clock Oscillator, 63MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EA63M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	63 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Radio remote control light switch circuit

Magnetic induction transmitter circuit diagram

bistable flash circuit

New ZTE digital display smart motor protector panel diagram

An air conditioner remote control circuit from TCL

Computer motherboard circuit diagram 815 1_24

Does anyone have the component library and package library for LPC175X?: As title...; gina MCU

It's tragic. How much does it cost to buy a LM3S9B92 with LCD?: Today I burned an LM3S9B92 with an LCD screen. I don't know how much it costs to buy one. The lab teacher is going to cause trouble. Oh, what a tragedy. . . . The circuit diagram is attached. [[i] Thi...; 喜鹊王子 TI Technology Forum

Showing the process of WEBENCH design + LED architect design: 1. Enter WEBENCH2. Select appropriate parameters 1. How to optimize 2. Input conditions 3. Select an appropriate LED3. Select an appropriate IC4. The results are out! Here you can view simulation, cir...; dontium Analogue and Mixed Signal

io memory mapping problem under embedded linux: #define HPI_PHYSICAL_BASEADDR 0x30000000 hpi_vbase = (int *) ioremap_nocache (HPI_PHYSICAL_BASEADDR, 0x1e); u32 w, test; u16 t1, t2; t1 = (0xffff & (w >> 16)); t2 = (0xffff & w); writew ( t1, hpi_vbas...; ufo2007 Linux and Android

Handy little tool and resistor divider calculator: [align=left][color=#000]Nice little tools make an engineer's job easier. These little tools may be special-purpose computer programs or spreadsheets that you stumble across or create yourself. [/color...; qwqwqw2088 Analogue and Mixed Signal

I urgently need the teacher to answer the question about the ecap module of dsp28027! ! ! ! ! ! !: I would like to ask the teachers, now I want to detect the phase difference between AC voltage and AC current, and I want to use the CAP module of dsp28027. But I looked at the GPIO port of dsp28027 a...; huangyiqian1000 DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components