531RA1108M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531RA1108M00DG

531RA1108M00DG: DescriptionLVPECL Output Clock Oscillator, 1108MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531RA1108M00DG Overview

LVPECL Output Clock Oscillator, 1108MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RA1108M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1108 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Make strobe light with NE555

Coin-operated shooting game machine circuit

Electronic boat siren circuit diagram

Active tone adjuster circuit diagram

86400Hz pulse generator circuit

collector modulation circuit

A brief discussion on the frequency response and stability of amplifiers composed of operational amplifiers: [i=s]This post was last edited by gmchen on 2016-12-19 09:17[/i] [color=#444444][size=11pt]The post is ready, and it contains formulas and figures. I want to post it with pictures, but for some reason...; gmchen Analog electronics

Does anyone have a working CODESYS?: I have a trial version of CODESYS now. But after installing it, I cannot use it. It says that the HLVDD.dll file is missing. Does anyone know how to solve this problem? Does anyone have a usable versi...; qjc221 Embedded System

CYPRESS demo board protection circuit: [i=s]This post was last edited by HITZHANGT on 2016-6-30 15:40[/i] I got a demo board from CYPRESS yesterday. There is a protection circuit that I find very interesting. Can you help me figure out how...; HITZHANGT Analog electronics

FPGA implementation of PCIe bus DMA design.pdf: FPGA implementation of PCIe bus DMA design.pdf...; zxopenljx FPGA/CPLD

DM648 FVID_exchange failed: [font=微软雅黑]This is the case. I designed the DM648 image processing system myself. The codec solution is TVP5150*2 and SAA7121. The driver of the codec chip is modified based on the original DM642 supp...; xiaomianzhou DSP and ARM Processors

Maxim Wireless/RF Power Amplifier Selection Guide: This article summarizes Maxim's radio frequency (RF) power amplifiers (PAs) for cellular, PCS, 802.11b, cordless phones, and Bluetooth applications. A comparison table of operating voltage, supply cur...; JasonYoo RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components