530BA501M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530BA501M000DG

530BA501M000DG: DescriptionLVDS Output Clock Oscillator, 501MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530BA501M000DG Overview

LVDS Output Clock Oscillator, 501MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530BA501M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	501 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Audio signal encoding circuit integrated into the CPU

Charging circuit personal working principle diagram

Delay lamp circuit using bidirectional thyristor (3)

GW-0520CH-PS switching power supply circuit diagram

Pulse monitoring (fingertip probe) circuit

STK0030 power amplifier circuit

Steam iron automatic protection circuit diagram: The circuit is shown in the figure. The mains power is stepped down by C5, R7, R8, rectified by VD7~VDl0 and stabilized by VD11 to provide the circuit with working voltage. When the electric iron is p...; 探路者 Mobile and portable

EEWORLD University - Wildfire FreeRTOS Kernel Implementation and Application Development Practical Guide: WildFire FreeRTOS Kernel Implementation and Application Development Practical Guide : https://training.eeworld.com.cn/course/5356The first part is: Teach you to write FreeRTOS kernel from 0 to 1. This...; JFET MCU

51 timer problem: I want to use 51 to make a timer setting with 5 keys 1 set 2 change 3 number plus 4 number minus 5 RESET Use digital tube to display time first set the timer time to start counting when the set time i...; liangzhazha 51mcu

In MSP430 MCU, when only one port AD4 is used, why can't I jump to the interrupt? Every time the interrupt flag is displayed: #includestatic unsigned int ADCResult; //Function function void Coulometry() { P6SEL |= BIT4 ; // Only Enable A/D channel A4 ADC12CTL0 = ~ENC ; // Enable conversions ADC12CTL0 = ADC12ON + SHT0_8 + MSC...; zbk81023 Embedded System

Sample application progress: The sample application process has already passed for half a day, I wonder how far everyone has come! I have applied for 8 samples, and I am still short of one op amp!...; 蓝雨夜 ADI Reference Circuit

About serial communication (RS485): I now have a slave board. If the slave board cannot receive data from the host within 3S, the baud rate will be switched from the default 9600 to 38400. If it still cannot receive data after another 3...; 笨笨丁2018 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components