550AA104M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 550AA104M000BG

550AA104M000BG: DescriptionLVPECL Output Clock Oscillator, 104MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size556KB，44 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

550AA104M000BG Overview

LVPECL Output Clock Oscillator, 104MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

550AA104M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Maximum control voltage	3.3 V
Minimum control voltage
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	100 ppm
frequency stability	100%
JESD-609 code	e4
Manufacturer's serial number	550
Installation features	SURFACE MOUNT
Nominal operating frequency	104 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	177.8mm x 127.0mm x 41.91mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

Si550

O L TA G E

- C

O N T R O L L E D

R Y S TA L

S C I L L A T O R

(V CX O)

10 MH

Z T O

1.4 G H

Features

Available with any-rate output

frequencies from 10 MHz to

945 MHz and selected frequencies

to 1.4 GHz

3rd generation DSPLL

with

superior jitter performance

3x better frequency stability than

SAW based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, & CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Lead-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET / SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 6.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 is available with

any-rate output frequency from 10 to 945 MHz and selected frequencies to

1400 MHz. Unlike traditional VCXO’s where a different crystal is required for

each output frequency, the Si550 uses one fixed crystal to provide a wide

range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In

addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems. The Si550 IC-based VCXO is

factory configurable for a wide variety of user specifications, including

frequency, supply voltage, output format, tuning slope, and temperature

stability. Specific configurations are factory programmed at time of shipment,

thereby eliminating long lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

CLK–

CLK+

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 0.5 7/06

Si550

Recommended Resources

Internal structure of quad voltage comparator LM339 and voltage comparator LM393b

YSS247 application circuit

LM317 typical application circuit diagram

Sensor and AD624 instrumentation amplifier conditioning circuit

555 radio recorder automatic sentence playback circuit

Computer motherboard circuit diagram 810 1_36

Is the waveform shown in the attached picture directly generated by software simulation or is it a signal captured by an oscilloscope during hardware testing?: I would like to ask, is the waveform shown in the attached figure directly generated by software simulation, or is it a signal captured by an oscilloscope during hardware testing? Also, what software ...; 深圳小花 MCU

Qt Learning Road 21 Event Filter: Sometimes, an object needs to view or even intercept events sent to another object. For example, a dialog box may want to intercept key events so that other components do not receive them, or modify t...; 兰博 Embedded System

Is the 2440 hardware timer accurate?: I use Samsung 2440 platform, wince5.0 and found that the hardware timer is not accurate. It collects 256 times in 1 second, and the number of times will be less, and then suddenly more. Whether it is ...; zzzzer16 Embedded System

MSP430F149 ground pin problem: I would like to ask you: Are the DVSS and ××SS pins of the 430F149/169 chip connected inside the chip?I remember that some chips in the past were not connected inside, but the latest batch of chips ar...; xiawenjin Microcontroller MCU

Eight proverbs that have been misrepresented by Chinese people for thousands of years: You won’t know how wonderful the world is until you see it! It turns out that the eight common sayings we usually say were not what they are now. It’s just that the changes in history and the developm...; lunbor Talking

FAQ_GATT_error occurs when connecting back to a HUAWEI phone after bonding: Author: Kevin GUO, ST engineer Click to download the pdf document:Keywords: Privacy, backlink whitelistquestion: Some customers are using our Privacy sample program and the whitelist mechanism to secu...; nmg ST - Low Power RF

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components