550FC027M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 550FC027M000DG

550FC027M000DG: DescriptionLVDS Output Clock Oscillator, 27MHz Nom, ROHS COMPLIANT PACKAGE-6; CategoryPassive components oscillator; File Size231KB，14 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

550FC027M000DG Overview

LVDS Output Clock Oscillator, 27MHz Nom, ROHS COMPLIANT PACKAGE-6

550FC027M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	COMPLEMENTARY OUTPUT; TRI-STATE; ENABLE/DISABLE FUNCTION; TRAY
Maximum control voltage	2.5 V
Minimum control voltage
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	125 ppm
frequency stability	50%
JESD-609 code	e4
linearity	10%
Manufacturer's serial number	SI550
Installation features	SURFACE MOUNT
Nominal operating frequency	27 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

Si550

EVISION

O L TA G E

- C

O N T R O L L E D

R Y S TA L

S C I L L A T O R

(VCXO)

10 MH

Z T O

1.4 G H

Features

Available with any-rate output

frequencies from 10 to 945 MHz

and selected frequencies to

1.4 GHz

3rd generation DSPLL

with

superior jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Lead-free/RoHS-compliant

Si5602

Ordering Information:

See page 8.

Applications

SONET/SDH

xDSL

10 GbE LAN/WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 7.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 is available with

any-rate output frequency from 10 to 945 MHz and selected frequencies to

1400 MHz. Unlike traditional VCXOs, where a different crystal is required for

each output frequency, the Si550 uses one fixed crystal to provide a wide

range of output frequencies. This IC-based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In

addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems. The Si550 IC-based VCXO is

factory-configurable for a wide variety of user specifications, including

frequency, supply voltage, output format, tuning slope, and temperature

stability. Specific configurations are factory programmed at time of shipment,

thereby eliminating the long lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

CLK–

CLK+

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 0.6 6/07

Si550

Recommended Resources

Two common-emitter transistor amplifiers connected to form a directly coupled two-stage amplifier

Single battery DC-DC drive flashlight circuit

Automatic flush control circuit

Exhaust smoke control circuit

One of the circuit diagrams to expand the output capacity of the power transformer

555 high reliability timing detonator circuit

CPU card programming system main frequency setting: [i=s]This post was last edited by Aguilera on 2019-3-16 21:19[/i] [size=4][backcolor=white][color=#000000]The calculation of data bit width depends on the main frequency of the MCU system. Under diffe...; Aguilera Microcontroller MCU

ad design: I want a tutorial on how to design a multilayer board. Thank you....; lwr PCB Design

Ask a strange question about SetLocalTime: I'm using Samsung arm2440, ce5.0, and I found a strange problem. After the machine restarts, the time set by calling SetLocalTime for the first time is incorrect. The time set is a default value of 20...; sanfutan Embedded System

Odd Home Theater: [i=s]This post was last edited by Bingqi23 on 2016-2-10 21:26[/i] Due to various reasons, I did not go back to my hometown with the heroine during the Spring Festival. Since I am still a poor man rent...; Bingqi23 Talking

What about the problem of multiple GPRS MODEMs dialing at the same time?: I have two GPRS MODEMs connected to two serial ports on my computer to dial up to the Internet at the same time. By default, one connection is used. I want to control how to use the two connections at...; mhw1216 Embedded System

How do you spend the seven-day National Day holiday?: [font=微软雅黑][size=4]Tomorrow is the National Day holiday. Does everyone have a seven-day holiday? What are your plans for such a long holiday? [/size][/font][font=微软雅黑][size=4]I heard that some people ...; eric_wang Talking

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components