530WA1362M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530WA1362M00DGR

530WA1362M00DGR: DescriptionCMOS/TTL Output Clock Oscillator, 1362MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530WA1362M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1362MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530WA1362M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1362 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

AM modulated low-power transmitter circuit

CD1140CP (audio and FM receiver) FM IF amplifier circuit

TBA810S power amplifier circuit diagram

555 light controlled timing street light circuit

Electronic alarm flash light circuit using pin body tube

Sequential parking circuit for two electric motors

How to write a program to format nand flash disk?: I want to make a storage management program, and I need to use a knife to format the nand flash disk. I would like to ask you how to write this? Or which function to use? It would be best if there is ...; chinatonglian Embedded System

Does the IR21X series have a half-bridge driver chip with an output phase difference of 180°?: The IR2104 is used now, which has complementary output. Does the IR21X series have a half-bridge driver chip with an output phase difference of 180° and an adjustable duty cycle? The purpose is to dri...; 程序会不会 Power technology

STM32 has an official library, why do we need ucos system?: As the title says, I don't quite understand under what circumstances I need to load the ucos system. Since I already have the library, why do I need to add the system?...; 天马行风 stm32/stm8

Atson MMS Development Machine: [table=98%][tr][td]Edison MMS Development Machine---The best choice for cross-platform rapid integration of MMS and SMS functions[/td][/tr][tr][td] [/td][/tr][tr][td]Edison MMS Development Machine is ...; cdatsxx RF/Wirelessly

BasicRF Simple Wireless Point-to-Point Transmission Protocol: This project does not include the ZigBee protocol stack, as a transitionExperimental phenomenon: One EB2530 (terminal A) is defined as the transmitting module, and the other EB2530 (terminal B) is def...; 火辣西米秀 Wireless Connectivity

Newbie questions about stm32 board layout.: I originally studied PC software, but now I'm working on embedded systems. I'm going to make a board recently, but I don't know much about electrical knowledge. I'd like to ask if there are any specia...; yhypigwyl stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components