EEWORLDEEWORLDEEWORLD

Part Number

Search

530HB1061M00DG

Description
CMOS/TTL Output Clock Oscillator, 1061MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530HB1061M00DG Overview

CMOS/TTL Output Clock Oscillator, 1061MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530HB1061M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1061 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
The hard job search is finally over
I have been looking for a job in recent weeks and have interviewed many companies. I have a lot of feelings. Now it is time to summarize. 1: First of all, having great ability does not necessarily mea...
wateras1 Talking about work
Keysight teaches you how to reduce errors. Watch the video and get gifts if you answer the questions correctly!
[align=left][size=2]Poor-quality or incomplete calibration can lead to significant errors in your measurements. If your test instrument does not perform to specifications, product development may take...
EEWORLD社区 Test/Measurement
I would like to ask about STM32F107 RAM debugging
Recently, I want to debug the code in RAM. I refer to the opinions on the Internet and use MDK. The environment settings and entering JLINK debugging are shown in the figure. The directory page of the...
tyc119514155 stm32/stm8
Hardware and software design of electric windows
[align=left]The door system that was previously controlled by mechanical methods is now gradually being changed to electronic control. More and more low-end cars are also beginning to adopt electronic...
coolnie888 Power technology
Does anyone know how to resolve these warnings?
WARNING:Xst:2211 - "D:/example/scan/dds.vhd" line 58: Instantiating black box module .WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.WARNING:Xst:2734 - Property "use_dsp...
ottomia FPGA/CPLD
【Home Smart Dashboard】 Development and Construction of ESP-IDF under Linux
[i=s] This post was last edited by pomin on 2022-8-27 19:33 [/i] # [Home Smart Dashboard] Development and Construction of ESP-IDF under Linux > My laptop only has four cores, and compiling IDF is too ...
pomin DigiKey Technology Zone

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 313  2536  75  943  1805  7  52  2  19  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号