EEWORLDEEWORLDEEWORLD

Part Number

Search

530KA95M0000DG

Description
CMOS/TTL Output Clock Oscillator, 95MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530KA95M0000DG Overview

CMOS/TTL Output Clock Oscillator, 95MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530KA95M0000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency95 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
DIY Digital Oscilloscope---Latest Development 8.31
The display panel board has been sent to everyone. Netizen DS has completed the LCD driver. The FAT file system and GUI interface are being transplanted at the same time. Netizen Tianzhis is working o...
莫恩 DIY/Open Source Hardware
Job opportunity: Driver Development Engineer (Beijing)
Requirements: 1. Bachelor degree or above in computer related majors; 2. More than five years of software development experience, more than three years of NDIS driver development experience; 3. Profic...
wangyihong Embedded System
How to connect the analog ground pin and digital ground pin of precision ADC to ground?
ADS8372 ([url]http://www.ti.com.cn/product/cn/ADS8372?keyMatch=ads8372&tisearch=Search-CN-Everything[/url] ) is a differential input serial precision ADC with SPI digital interface. Its pin distributi...
zpccx PCB Design
How to use MSP430F149 to drive CAN communication through SJA1000
I am currently working on a CAN communication board, as described in the title. When writing the header file for SJA1000, I referred to the header file for 51 driver sja1000, but I don't quite underst...
西门龙 Microcontroller MCU
SDRAM controller that can be configured with serial port, with implementation project, source code and simulation~~
[size=4][color=#222222][backcolor=rgb(238, 238, 238)][font=sans-serif][color=#0000ff][b] I wrote my own SDRAM controller, using the DB2C5 development board from Heijin, Hynix's SDRAM (HY57V641620ET-H)...
mhanchen FPGA/CPLD
How do you power the 430? Don't just plug it into the computer.
Is it too high to use one 18650? The voltage of two dry batteries will drop after a while. Should I use a voltage regulator? How do you do it? Tell me....
无酒亦醉 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1850  2415  1522  1387  2253  38  49  31  28  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号