530DA1036M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530DA1036M00DG

530DA1036M00DG: DescriptionCMOS/TTL Output Clock Oscillator, 1036MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530DA1036M00DG Overview

CMOS/TTL Output Clock Oscillator, 1036MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530DA1036M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1036 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Current negative feedback DC power amplifier

300V1000W inverter circuit diagram

Oscilloscope Calibrator

Crystal oscillator circuit diagram using comparator

Electric fan stepless speed adjustment and gust controller

12V voltage regulator simple circuit three

The structure member variable is a callback function, and the address has an offset?: 1 Description: I encountered such a problem. During the debugging of stm32f4 program with MDK5, I found a problem as shown in the figure. It was observed that the address of the member variable (callb...; 54chenjq Programming Basics

How to use IAR for MSP430 to accurately delay the time without using a timer: I am learning MSP430F149 recently. Considering the practicality and simplicity, I need an accurate software delay program. Here is the software accurate delay program of IAR for AVR. #ifndef __delay_h...; aida66 Microcontroller MCU

Will the electric fishing thing I saw when I was a child electrocute people to death?: I watched [font=Verdana, Helvetica, Arial, sans-serif][size=12px][url=https://home.eeworld.com.cn/space.php?uid=122468]quanzx[/url][/ size][/font][font=Verdana, Helvetica, Arial, sans-serif][size=3][c...; sunhong Industrial Control Electronics

Huawei Communications Basics: Huawei Communications Basics...; 405115292 RF/Wirelessly

What's wrong with this i2c program simulation?: module i2c( input clk, input rst_n, input enable, output reg scl, inout sda, output reg[7:0] dout, output reg[3:0] state, output reg[2:0] cmd, output reg[4:0] i_state, output reg[4:0] i_next_state, ou...; andyandy FPGA/CPLD

The serial port is opened successfully, but ReadFile is not successful. Why?: I am making a GSM phone call program under WinCE. I can use CreateFile to open the serial port, but I cannot read data from the serial port receiving thread using ReadFile. However, I succeeded in ope...; dzp2240 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components