530FA113M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530FA113M000DG

530FA113M000DG: DescriptionLVDS Output Clock Oscillator, 113MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FA113M000DG Overview

LVDS Output Clock Oscillator, 113MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FA113M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	113 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Electronic stable speed motor application circuit

Simple nickel-cadmium battery charger circuit

Using LM3915 and light-emitting diodes to measure the output low-frequency power circuit

Differential input amplifier circuit

Differential Line Driver

6OXT(1.0) computer motherboard circuit diagram_14

Could you help me find out what is wrong with this program?: [i=s] This post was last edited by paulhyde on 2014-9-15 09:15 [/i] The keyboard cannot control the pwm wave, and the digital tube display is not obvious. I have used up all 4 ports. Can I use the p3 ...; smd635714031 Electronics Design Contest

There was a problem defining the variable: In C language, a variable is defined and assigned a value in one file, and then declared and referenced in another file, and the value becomes 0 at this time....; ena 51mcu

The Warring States Period of Mobile Phone Brands: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:59[/i] The Warring States Period of Mobile Phone Brands is in Progress Since I started paying attention to the mobile phone industry in...; lorant Mobile and portable

Does WinCE 5.0 support transparent display of PNG format images?: Does WinCE 5.0 support transparent display of PNG format images? My program uses PNG images with alpha channels and I want to display transparent effects, but it cannot be displayed normally on WinCE ...; freedom2010 Embedded System

Comprehensive analysis of embedded learning routes, taking you into embedded: Embedded plays a big role now. Many people have joined the embedded industry. But do you know the threshold of embedded? For embedded, it is not easy to get started. This requires students to have a g...; 奥利奥a Robotics Development

FIR filter setup problem: I recently encountered a problem when learning about FPGA FIR filters. I set a 12-bit wide low-pass filter with the following parametersHowever, after selecting the output simulation model in the seco...; 16号哨兵 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components