550AD139M264BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 550AD139M264BGR

550AD139M264BGR: DescriptionLVPECL Output Clock Oscillator, 139.264MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size556KB，44 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

550AD139M264BGR Overview

LVPECL Output Clock Oscillator, 139.264MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

550AD139M264BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Maximum control voltage	3.3 V
Minimum control voltage
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	80 ppm
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	550
Installation features	SURFACE MOUNT
Nominal operating frequency	139.264 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	177.8mm x 127.0mm x 41.91mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

Si550

O L TA G E

- C

O N T R O L L E D

R Y S TA L

S C I L L A T O R

(V CX O)

10 MH

Z T O

1.4 G H

Features

Available with any-rate output

frequencies from 10 MHz to

945 MHz and selected frequencies

to 1.4 GHz

3rd generation DSPLL

with

superior jitter performance

3x better frequency stability than

SAW based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, & CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Lead-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET / SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 6.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 is available with

any-rate output frequency from 10 to 945 MHz and selected frequencies to

1400 MHz. Unlike traditional VCXO’s where a different crystal is required for

each output frequency, the Si550 uses one fixed crystal to provide a wide

range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In

addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems. The Si550 IC-based VCXO is

factory configurable for a wide variety of user specifications, including

frequency, supply voltage, output format, tuning slope, and temperature

stability. Specific configurations are factory programmed at time of shipment,

thereby eliminating long lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

CLK–

CLK+

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 0.5 7/06

Si550

Recommended Resources

Electronic regulator basic circuit

New fast charging I simple charger circuit

Debei brand BC-BD-240 refrigerator circuit

Voltage controlled audio oscillator with 0.2% accuracy

Five frequency standard frequency standard generator

Tunnel diode monostable circuit

What are some issues in the three-way handshake at the TCP layer?: Question 1: Step 1, the client sends a SYN, Step 2, the server replies with a SYN+ACK, Step 3, the client sends an ACK, seq_no=07CC50EA, ack_no=78BEEA98. The three-way handshake is now complete. Next,...; ppm009 Embedded System

How to view MSP430 technical data: [p=null, 2, left][backcolor=rgb(247, 247, 247)][font=宋体][size=3][color=#000]TI MSP430 English documents can be roughly divided into two categories: [/color][/size][/font][font=宋体][size=4][color=#ff000...; tiankai001 Microcontroller MCU

How to view the status of GPIO ports during CCS5.5 debugging: There is no column for viewing GPIO registers in the VIEW menu in CCS5.5, but considering that the status of the 32 ports of GPIOx are all in GPxDAT, the value of GPxDAT can be viewed in the memory vi...; Jacktang DSP and ARM Processors

Send a real-time broadcast link of the space station: mms://a1709.l1856953708.c18569.g.lm.akamaistream.net/D/1709/18569/v0001/reflector:53708...; zhdphao Talking

Altium Designer 18.0 (AD18) Chinese Cracked Version (with crack files and installation tutorial): [i=s]This post was last edited by lformatd on 2018-1-16 01:42[/i] [align=left][b]Altium Designer 18 (AD18)[/b] is a new generation of PCB design software. This version includes a series of improvement...; lformatd PCB Design

Error: Flash Download failed - "Cortex-M3": Main chip model: STM32F103RET6 Emulator: Jlink V8 Load "C:\\Users\\Administrator\\Desktop\\STM3210E-EVAL.axf" Set JLink Project File to "E:\Development information\STM32\STM32 official website library...; 铅笔画童年 stm32/stm8

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components