550BE1368M00BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 550BE1368M00BG

550BE1368M00BG: DescriptionLVDS Output Clock Oscillator, 1368MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size556KB，44 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

550BE1368M00BG Overview

LVDS Output Clock Oscillator, 1368MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

550BE1368M00BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Maximum control voltage	3.3 V
Minimum control voltage
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	25 ppm
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	550
Installation features	SURFACE MOUNT
Nominal operating frequency	1368 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	177.8mm x 127.0mm x 41.91mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

Si550

O L TA G E

- C

O N T R O L L E D

R Y S TA L

S C I L L A T O R

(V CX O)

10 MH

Z T O

1.4 G H

Features

Available with any-rate output

frequencies from 10 MHz to

945 MHz and selected frequencies

to 1.4 GHz

3rd generation DSPLL

with

superior jitter performance

3x better frequency stability than

SAW based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, & CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Lead-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET / SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 6.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 is available with

any-rate output frequency from 10 to 945 MHz and selected frequencies to

1400 MHz. Unlike traditional VCXO’s where a different crystal is required for

each output frequency, the Si550 uses one fixed crystal to provide a wide

range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In

addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems. The Si550 IC-based VCXO is

factory configurable for a wide variety of user specifications, including

frequency, supply voltage, output format, tuning slope, and temperature

stability. Specific configurations are factory programmed at time of shipment,

thereby eliminating long lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

CLK–

CLK+

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 0.5 7/06

Si550

Recommended Resources

Schottky and Silicon Carbide Diode Analysis

Delay circuit using 555 time base integrated circuit 5

Cycle time voltage controlled timer circuit

Household carrier telephone circuit-a

Simple same-line telephone parallel connection device circuit diagram

Computer motherboard circuit diagram 440BX_29

Help the lab transfer some of the remaining chip development tools from his projects.: The chips are: Name Quantity AT89C52 50 3 yuan each ATmega16L 11 11 ATmega16l + 1 ATmega32L = 200 yuan including express delivery ATmega32L 1PIC16F877 7PIC16F84A 40 7 yuan each Note: All PIC series ch...; wanghongyang Buy&Sell

About connecting to the controller via wireless LAN: There is a controller device with a LAN interface and an IP address of 200.200.200.*. It is directly connected to the computer through a network cable. The computer's IP address is set to 200.200.200....; ludongyan Embedded System

RTT & Renesas high-performance CPK-RA6M4 development board evaluation - development environment construction: 1. Introduction to CPK-RA6M4 development board This development board is designed based on Renesas R7FA6M4AF3CFB, and it has the following features:144-pin LQFP package200 MHz Arm Cortex-M33 core with...; 怀揣少年梦 Renesas Electronics MCUs

Looking for a font extraction software: I searched for more than 10 programs online today, but none of them satisfied me. Actually, my requirements are very simple. I want to be able to input text and edit it, arrange it in rows or columns,...; 简糊仙 51mcu

Undefined instruction: I bought a development board from Beijing Microchip Technology, which came with software libraries from St. I added these libraries to the application file and compiled them fine, but when simulating,...; panhaowh2008 stm32/stm8

ADI Notes High-Speed ADC Layout and Routing Techniques: [i=s]This post was last edited by paulhyde on 2014-9-15 03:49[/i] High-speed signal...; longhaozheng Electronics Design Contest

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components