EEWORLDEEWORLDEEWORLD

Part Number

Search

550CE129M298BGR

Description
CMOS Output Clock Oscillator, 129.298MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size556KB,44 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

550CE129M298BGR Overview

CMOS Output Clock Oscillator, 129.298MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

550CE129M298BGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Maximum control voltage3.3 V
Minimum control voltage
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate25 ppm
frequency stability20%
JESD-609 codee4
Manufacturer's serial number550
Installation featuresSURFACE MOUNT
Nominal operating frequency129.298 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
physical size177.8mm x 127.0mm x 41.91mm
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Si550
V
O L TA G E
- C
O N T R O L L E D
C
R Y S TA L
O
S C I L L A T O R
(V CX O)
10 MH
Z T O
1.4 G H
Z
Features
Available with any-rate output
frequencies from 10 MHz to
945 MHz and selected frequencies
to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance
3x better frequency stability than
SAW based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, & CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Lead-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET / SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 6.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 is available with
any-rate output frequency from 10 to 945 MHz and selected frequencies to
1400 MHz. Unlike traditional VCXO’s where a different crystal is required for
each output frequency, the Si550 uses one fixed crystal to provide a wide
range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In
addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems. The Si550 IC-based VCXO is
factory configurable for a wide variety of user specifications, including
frequency, supply voltage, output format, tuning slope, and temperature
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
CLK–
CLK+
Fixed
Frequency
XO
Any-rate
10-1400 MHz
DSPLL
®
Clock Synthesis
ADC
Vc
OE
GND
Rev. 0.5 7/06
Copyright © 2006 by Silicon Laboratories
Si550
Where can I download the STM32 library? I can't open it on the official website.
And why is it a flash player screen, the progress barstops responding after 100%, so frustrating...
在乡村11 stm32/stm8
Does anyone know how to design RE gateway forwarding in the SimpliciTI protocol?
I am using the official SimpliciTI example program. The role of RE is to act as a data forwarding module to enable AP and ED to communicate when AP and ED cannot communicate due to the long distance. ...
heyang RF/Wirelessly
EEWORLD University - Dealing with PSoC Creator Static Timing Analysis Warning (STA Warning)
Dealing with PSoC Creator Static Timing Analysis Warning (STA Warning) : https://training.eeworld.com.cn/course/2011This video provides a method to eliminate Static Timing Analysis Warning (STA Warnin...
chenyy Embedded System
NXP simple development board, how to connect Keil to simulate
As the title says, what driver for Keil is needed for M-link on the development board?...
lattice1 NXP MCU
How to configure the registers to produce a waveform with dead zone complement using the 28335 EPWM module?
I now want to use PWM1, PWM2, and PWM3 modules to generate a three-phase complementary PWM waveform with dead zone. How do I configure the registers?...
hsforhj Microcontroller MCU
Freescale MCU Development Environment
Freescale MCU development environment, first shared...
cernllyy MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 160  1121  2348  1542  888  4  23  48  32  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号