550BM400M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 550BM400M000DGR

550BM400M000DGR: DescriptionLVDS Output Clock Oscillator, 400MHz Nom, ROHS COMPLIANT PACKAGE-6; CategoryPassive components oscillator; File Size231KB，14 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

550BM400M000DGR Overview

LVDS Output Clock Oscillator, 400MHz Nom, ROHS COMPLIANT PACKAGE-6

550BM400M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	COMPLEMENTARY OUTPUT; TRI-STATE; ENABLE/DISABLE FUNCTION; TAPE AND REEL
Maximum control voltage	3.3 V
Minimum control voltage
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	12 ppm
frequency stability	20%
JESD-609 code	e4
linearity	10%
Manufacturer's serial number	SI550
Installation features	SURFACE MOUNT
Nominal operating frequency	400 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

Si550

EVISION

O L TA G E

- C

O N T R O L L E D

R Y S TA L

S C I L L A T O R

(VCXO)

10 MH

Z T O

1.4 G H

Features

Available with any-rate output

frequencies from 10 to 945 MHz

and selected frequencies to

1.4 GHz

3rd generation DSPLL

with

superior jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Lead-free/RoHS-compliant

Si5602

Ordering Information:

See page 8.

Applications

SONET/SDH

xDSL

10 GbE LAN/WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 7.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 is available with

any-rate output frequency from 10 to 945 MHz and selected frequencies to

1400 MHz. Unlike traditional VCXOs, where a different crystal is required for

each output frequency, the Si550 uses one fixed crystal to provide a wide

range of output frequencies. This IC-based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In

addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems. The Si550 IC-based VCXO is

factory-configurable for a wide variety of user specifications, including

frequency, supply voltage, output format, tuning slope, and temperature

stability. Specific configurations are factory programmed at time of shipment,

thereby eliminating the long lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

CLK–

CLK+

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 0.6 6/07

Si550

Recommended Resources

Isolation transformer and low pass filter wiring a

SH-802 Holiday Lights ASIC

Ceiling fan infrared remote control circuit

High sensitivity field strength meter circuit diagram

Thyristor AC power supply for lighting dimming

Transistor ionization alarm circuit

Regarding the Platform Builder annual upgrade package upgrade issue?: If I have the annual updates for 2004/2005/2006/2007, should I just install the 2007 update, or should I first install 2004, then 2005, then 2006, then 2007?...; lai236 Embedded System

Born only for uC, uS growth process 20 (SPI->M25P80 timing adjustment): This week was very busy, and more than half of the weekend has passed, and I feel quite uneasy. Because, SPI still hasn't been adjusted. This week was very busy, and I basically spent Monday to Wednes...; 辛昕 Programming Basics

The design of the first DSP board: It has been more than a month since I started to get in touch with DSP on August 1, 2006. It is not easy to debug and familiarize myself with DSP on my own development board and design DSP by myself n...; liumnqti DSP and ARM Processors

Heroes, please come in~~~: If the TX and RX of the USART2 peripheral to be used in the program correspond to PA2 and PA3 respectively, and the PA2 and PA3 pins are connected to other devices, but in order to use USART2, use thi...; melon_1 stm32/stm8

Register problem in NIOS2!: Are the internal registers of the peripherals in NIOS2 all of the same width? I see that the built-in peripherals are all 16 bits. Can I exceed 16 bits? If so, what is the maximum? Because I want to d...; 少121 FPGA/CPLD

Is it necessary to enable global interrupt EINT in the DSP interrupt service subroutine?: I am a novice in DSP2812, and now I have a question for you experts. Regarding the interrupt service subroutine, in the interrupt service subroutine, the interrupt flag needs to be cleared and the int...; 踩不死的小强 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components