530MB509M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530MB509M000DGR

530MB509M000DGR: DescriptionLVPECL Output Clock Oscillator, 509MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MB509M000DGR Overview

LVPECL Output Clock Oscillator, 509MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MB509M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	509 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Ladder diagram of fuzzy control scale function

LC filter circuit

Infrared light remote control switch circuit diagram

Mobile phone charger power conversion circuit

Pulse automatic charger circuit (3)

Transformer coupled oscillation circuit

Sincerely ask for advice: How to use NDK1.94 to implement network development in CCS3.3: I want to implement GMII communication with PC on C6455. The version of CCS is 3.3. I have downloaded and installed NDK1.94 and the support package of C6455. However, I am not familiar with DSP/BIOS, ...; 飞天猪run DSP and ARM Processors

How to solve the problem of EZ430-F2013 emulator not connecting online: I bought two EZ430 emulators (I had no choice but to use 2013 to make the product and already made the PCB), and both of them had the same problem as the one in the title. How can I solve it? Please g...; sigon Microcontroller MCU

Continue to ask, this is the last question of this program: It's the same old problem again. It always says that I lost the ";", but the problem is that I really didn't lose it! Can anyone who is proficient in this kind of problem give me some advice? Thank yo...; yepengju Embedded System

100 Examples of VHDL Language: Very good information. VHDL language 100 examples. Example 1: Adder with control port. Example 2: Adder without control port. Example 3: Multiplier. Example 4: Comparator. Example 5: Two-way selector....; 马子007 FPGA/CPLD

2440 dot 1024X600 LVDS screen, VCLK setting problem?: 1024X600X60=36.8MHZ. That is to say, under normal circumstances, setting VCLK to 36.8MHZ will result in normal display. Since HCLK is 100MHZ, VCLK=HCLK/(clkval+1)/2, it can only be set to 50, 25 or sm...; zhulide Embedded System

Let's travel around the world together: [font=黑体][size=6][b]Let's travel around the world together[/b][/size][/font] I have always had a crush on a girl whose signature is: My biggest dream is to travel around the world with my dog. One day...; Crazy_HUA Talking

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components