530AA275M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530AA275M000DG

530AA275M000DG: DescriptionLVPECL Output Clock Oscillator, 275MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AA275M000DG Overview

LVPECL Output Clock Oscillator, 275MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA275M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	275 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Touch delay circuit using digital circuits (2)

Current cutoff negative feedback link circuit

R100RTD transmitter circuit

MAX873, 875, 876 typical application circuit diagram c

Constant voltage converter circuit diagram

Adjustable practical power supply circuit diagram

Problems with variable frequency winding motors: The frequency converter (ABB ACS800) with a short-circuited winding motor always reports an overload or overspeed (when descending) fault! Is it a motor fault?Thank you for your answers! My lifting me...; eeleader Industrial Control Electronics

IIC Problems with CE5+2440: I made an application for IIC to read temperature. After running my application, the system was stuck. When I used an oscilloscope to monitor the IIC waveform, it was always sending data. But after ru...; spy183 Embedded System

Please advise on uCOSIII task switching issue: [i=s]This post was last edited by scky333 on 2017-2-9 16:26[/i] When I was using uCOSIII + EMWIN to make a music playback function, there was always a jam or crash. I found that only two of the three ...; scky333 Real-time operating system RTOS

What are runtime libraries?: When I download IAR5.51, both the 30-day limited version and the 4k limited version say that the difference from the official version is that it does not contain "Source code for runtime libraries". W...; 青菜虫子 Microcontroller MCU

Urgently looking for a target chip for a multi-function waveform generator designed with FPGA: The project I was working on was my first experience with FPGA design, and I used the Quartus2 platform to run it. The comprehensive compilation passed, but the timing simulation went wrong: it said t...; cool2002 Embedded System

Small circuit, small principle and small experience of switching power supply: 1. Parallel connection of rectifier bridges In low-power design, parallel connection of rectifier bridges is rarely used. However, in some high-power output situations, if you do not want to add new d...; qwqwqw2088 Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components