530FA316M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530FA316M000DG

530FA316M000DG: DescriptionLVDS Output Clock Oscillator, 316MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FA316M000DG Overview

LVDS Output Clock Oscillator, 316MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FA316M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	316 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Squelch tuned audio switching/mixing

Laptop audio output circuit TPA6010A4

Add amplifier before attenuation network

Walkman multifunctional headphone circuit diagram

Over-temperature and cooling alarm circuit

DT-2 type 3 1/2 digit digital multimeter circuit

Chrom-ART for STM32F469-Disco: [i=s]This post was last edited by dcexpert on 2015-11-4 15:02[/i] The STM32F469 has an internal Chrom-ART Accelerator graphics accelerator, which can significantly improve the performance of graphics ...; dcexpert stm32/stm8

Problems with STLINK downloader: [color=#000][font="][size=12px]My STLINK occasionally fails to download.[/size][/font][/color][align=left][color=rgb(0, 0, 0)][font="][size=12px]It was like this last time at night, and it was fine th...; chenbingjy stm32/stm8

The concept and solution structure of first-order linear differential equations: Have you noticed that the differential equation of the circuit of inductance and capacitance is very important?...; gaoyang9992006 Integrated technical exchanges

The gameplay of the evaluation channel has been upgraded! You can also get evaluation coupons by playing the board~: No nonsense here, just two notifications!1. The evaluation channel will launch evaluation experience coupons for general evaluation activities (except special activities such as ST competitions, etc.)...; okhxyyo Download Centre

We haven’t had enough of DDR3/4 yet, DDR5 is here: Author: Huang Gang, a member of Yibo Technology Expressway Media"Our DDR3 runs very stably!", "Our DDR4 system has sufficient operating speed and bandwidth!" When everyone is still immersed in the sta...; yvonneGan PCB Design

Welcome Crazy_HUA to become the moderator of [FPGA/CPLD]!: [color=#0000ff][size=5] Crazy_HUA, although he has not been in our forum for long, I can always see him in [/size][size=5]【[/size][size=5] [/size][size=5]FPGA/CPLD[/size][size=5] [/size][size=5]】[/siz...; maylove FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components