530VA58M0000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530VA58M0000BG

530VA58M0000BG: DescriptionCMOS Output Clock Oscillator, 58MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530VA58M0000BG Overview

CMOS Output Clock Oscillator, 58MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530VA58M0000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	58 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

sawtooth oscillatorb

Touch lighting delayed light off circuit 7

All crystal transistor inverter circuit

555 voltage monitor

Constant voltage and constant current circuit diagram controlled by op amp CA3240

Polyphonic music + voice reporting + colorful backlight + color screen animation circuit

There are files with the same name when the ubbot compressed package is decompressed: I want to patch the uboot file. It was originally a compressed package. After decompressing it in Linux, I ran the patch command and it said that some file contents could not be found. Then I decompre...; 865393435 Embedded System

Keil uvision4 cannot recognize syntax errors. Has anyone encountered this before?: I wrote a small code as follows. When calling the clear_screen() function in the init() function, I forgot to write the parameters. The compiler did not report an error during compilation. Haha, has a...; smilenie 51mcu

Gaoyun FPGA GW1N-4B Marquee Experiment: [i=s]This post was last edited by littleshrimp on 2021-12-11 12:21[/i]It is very convenient to use Verilog to implement loop position, almost just one instruction led_shift = {led_shift[14:0],led_shif...; littleshrimp Domestic Chip Exchange

NMAKE : U1073: don't know how to make 'C:%\smdk2410_ARMV4I\cesysgen\sdk\lib: When compiling a stream program with PB5.0, the following error occurs: [color=#FF0000]BUILD: [01:0000000038:ERRORE] NMAKE : U1073: don't know how to make 'C:\WINCE500\PBWorkspaces\2410\WINCE500\smdk2...; winnie_nie ARM Technology

Hey guys, I have a question about TFFS.: Create TFFS in flash (without bootrom), after adding components, tffsShow shows that the id is correct. 1. usrTffsConfig(0,0, "tffs0") returns -1. sysTffsFormat returns -1. The problem lies in sysTffs...; batistuta Embedded System

Tell us your tips on using KICAD: [i=s]This post was last edited by qwqwqw2088 on 2021-3-9 08:25[/i]Now more and more netizens are using KiCAD to draw, because it is a free, open source PCB design tool, and as more and more people use...; qwqwqw2088 PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components