530AB875M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530AB875M000DG

530AB875M000DG: DescriptionLVPECL Output Clock Oscillator, 875MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AB875M000DG Overview

LVPECL Output Clock Oscillator, 875MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB875M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	875 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

transmitter toy circuit

Power frequency 0-5 minute delay circuit diagram

Electromechanical control one-way starting reverse braking control circuit

Electronic thermostatic control circuit

Mains power supply delay automatic extinguishing touch switch

Human body induction alarm circuit

How to compensate for the unbalanced output of a strain gauge bridge?: The strain gauge bridge has a zero output of 4mV, a full-scale output of about 4.5mV, and a full-scale output change of 0.5mV, but the zero offset is as high as 4mV;zero offset compensation solution:1...; ActiveAndy Analog electronics

Disconnection and reconnection issues: Urgent question! Experts, please help me. In wince, my program is written in evc4.0. When communicating with the target machine, I am the client and the target machine is the server. The onclose in CC...; jim200503 Embedded System

Why is it easy to break when the load is connected to a 200 ohm fuse?: When doing experiments, the fuses often break. What is the reason?...; 吕成丽 Power technology

Can stm32 and dsp communicate via CAN?: RTis planning to use STM32 as the host computer and DSP as the control.The two communicate through CAN.Is it possible? Thisis my first time to use DSP and STM32.Please give me some advice.Thank you!!...; fdsafsdfsadf stm32/stm8

MSP430G2553 State Machine Modeling: The program requires that if p1.3 is pressed short, p1.0 will be inverted, and if p1.3 is pressed long, p1.6 will be inverted. The following is the program: #include "msp430g2553.h" #define IDLE 0 #de...; fish001 Microcontroller MCU

Please help me with the problem of connecting Zigbee with the Internet: I'm learning zigbee recently, but my instructor is not optimistic about it, saying that it is just a self-organizing network and will not have a big future. He also asked me to see if there is a zigbe...; 队长别开枪我是 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components