530NB193M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530NB193M000DGR

530NB193M000DGR: DescriptionLVDS Output Clock Oscillator, 193MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530NB193M000DGR Overview

LVDS Output Clock Oscillator, 193MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NB193M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	193 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

ULN2204 integrated circuit block diagram and external leads

Relay control circuit a

Delay light circuit using relay (1)

DC motor energy consumption braking

Ultrasonic remote control ceiling fan speed regulator circuit

Structure of three-phase PWM rectifier circuit

The simulator NK customized based on WINCE6.0 R3 can play QQ but cannot access the Internet. Why? Pinging the host is also possible.: The simulator NK customized based on WINCE6.0 R3 can play QQ but cannot access the Internet. Why? Pinging the host is also possible....; zhaojg0924 Embedded System

Knowledge about power amplifiers in RF chips: 1. RF chip marketAccording to Yole Development, the value of RF front-end chips in 2G smartphones is $0.9, which has risen sharply to $3.4 in 3G smartphones. The value of RF front-end chips in smartph...; Jacktang Wireless Connectivity

Ask a serial communication question: The core board I use is AT91RM9200, and I use the standard Linux C function to output and get user space information. (printf and gets, etc.) The operating system is Linux 2.4.27. I want to load my pr...; gdq Embedded System

How to deal with the cases where no translation is done?: If the low-order address (A0-A11) is connected to the address pin of the memory chip, the high-order address (A12-A19) is decoded for chip selection (where A14 and A16 are not involved in the decoding...; 8573420 Embedded System

Wideband filter: Could an expert please tell me what a broadband filter is? Does it mean that the input signal bandwidth that can be processed is very wide or does it mean that the output bandwidth is wide?...; suzixxs Analog electronics

What is the difference between TI1FP1/TI1FP2 and TI1F_ED?: What is the difference between TI1FP1/TI1FP2 and TI1F_ED?...; electrics stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components