EEWORLDEEWORLDEEWORLD

Part Number

Search

54102-F10-15RLF

Description
Board Connector, 30 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, LEAD FREE
CategoryThe connector    The connector   
File Size209KB,2 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance  
Download Datasheet Parametric View All

54102-F10-15RLF Overview

Board Connector, 30 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, LEAD FREE

54102-F10-15RLF Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAmphenol
package instructionLEAD FREE
Reach Compliance Codecompliant
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD (2) OVER NICKEL (50)
Contact completed and terminatedGOLD (2) OVER NICKEL (50)
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee4
MIL complianceNO
Manufacturer's serial number54102
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts30
UL Flammability Code94V-0
PDM: Rev:S
STATUS:
Released
Printed: Dec 12, 2008
.
A puzzled question in CCS
Hey guys, I'm a newbie and I have a question I don't understand.After creating a new project and adding *.lib and *.c files, the program can run normally. Why do I need to add *.asm and *.cmd? And if ...
paddydong Analogue and Mixed Signal
Analog Electronics Course Selection Test
Watch the courses on the course list...
amperhong TI Technology Forum
About SPI mode setting
For SPI communication, there are only four pins: MOSI, MISO, CS, and CLK. SPI has four modes. So how do you set the various modes when using SPI? There are no clock polarity and phase pins?...
shijizai 51mcu
[FPGA Design Tips] Several concepts about FPGA clocks: delay, intermediate state and speed
InWhen the delay of data transfer between registers exceeds one clock cycle, the downstream register cannot sample the upstream data given in the current clock cycle in the next clock cycle, and an er...
eeleader FPGA/CPLD
Is there anyone who has ported the FLASH player to WINCE?
As the title says, if anyone has this question, please contact QQ: 414858335...
eddy326 Embedded System
Summary of works participating in the "Willful DIY" activity
[font=微软雅黑][size=3]This post is a collection of works participating in the "任性DIY" event. If you haven't participated in the event yet, hurry up and join us! [/size][/font][font=微软雅黑][size=3] [/size][...
eric_wang DIY/Open Source Hardware

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1957  1551  2115  2507  2176  40  32  43  51  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号