51766-31303200B0LF datasheet, PDF

51766-31303200B0LF: DescriptionBoard Connector, 45 Contact(s), 4 Row(s), Female, Right Angle, Solder Terminal, Receptacle, LEAD FREE; CategoryThe connector The connector; File Size213KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

51766-31303200B0LF Overview

Board Connector, 45 Contact(s), 4 Row(s), Female, Right Angle, Solder Terminal, Receptacle, LEAD FREE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Amphenol
package instruction	LEAD FREE
Reach Compliance Code	compliant
Other features	TERMINAL PITCH FOR POWER CONNECTOR: 6.35 MM
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (30) OVER NICKEL
Contact completed and terminated	Gold (Au) - with Nickel (Ni) barrier
Contact point gender	FEMALE
Contact material	COPPER ALLOY
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e4
MIL compliance	NO
Mixed contacts	YES
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of rows loaded	4
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	45
UL Flammability Code	94V-0

PDM: Rev:M

STATUS:

Released

Printed: Aug 17, 2007

Design and Analysis of Linear Hall Effect Switch Circuits: [i=s] This post was last edited by paulhyde on 2014-9-15 03:33 [/i] [u][b][color=black]Hall effect[/color][/b][/u][color=black] sensors are often called Hall sensors, which are magnetic field sensors....; dtcxn Electronics Design Contest

MAX7044 and MAX7033: Has anyone used these two chips? What is the data input from the DATA pin of MAX7044 through the MCU? If some binary numbers are input from the DATA pin, how will it be reflected when it is transmitte...; gaowei821029 Embedded System

TFT LCD screen display image problem: On the DE2-70 board, a picture is displayed on the TFT LCD screen through the sopc system. The LCD screen is 240*400, but part of the picture cannot be displayed. What's going on? Can any hero give me...; smartuman FPGA/CPLD

directshow camera resolution: HRESULT hr; IBaseFilter *pCap; CComPtrpCGB2;hr = pCGB2.CoCreateInstance (CLSID_CaptureGraphBuilder, NULL, CLSCTX_INPROC);IAMStreamConfig *pConfig = NULL;hr = pCGB2-FindInterface(PIN_CATEGORY_CAPTURE, ...; denniao Embedded System

2011 National Undergraduate Electronic Design Competition Questions: [i=s] This post was last edited by paulhyde on 2014-9-15 04:26 [/i]2011 National Undergraduate Electronic Design Competition Questions...; 謃塰 Electronics Design Contest

I want the answer to question F of the 2012 Jiangsu National Undergraduate Electronic Design Competition. It is best to use Verilog HDL programming based on FPGA.: It is best to use Verilog hdl programming based on FPGA, design of sine wave signal source for impedance network test...; gly2009 FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components